TAS5076 datasheet(29/62 Pages) TI

29 / 62 page

Architecture Overview

SLES090A—November 2003—Revised January 2004

TAS5076

2.5

I2C Serial Control Interface

MCLK must be active for the TAS5076 to support I2C bus transactions. The TAS5076 has a bidirectional serial

control interface that is compatible with the I2C (Inter IC) bus protocol and supports both 100-kbps and

400-kbps data transfer rates for single- and multiple-byte write and read operations. This is a slave-only device

that does not support a multi-master bus environment or wait state insertion. The control interface is used to

program the registers of the device and to read device status.

The TAS5076 supports the standard-mode I2C bus operation (100 kHz maximum) and the fast I2C bus

operation (400 kHz maximum). The TAS5076 performs all I2C operations without I2C wait cycles.

The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits

in a system. Data is transferred on the bus serially one bit at a time. The address and data are transferred in

byte (8 bit) format with the most significant bit (MSB) transferred first. In addition, each byte transferred on the

bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with

the master device driving a start condition on the bus and ends with the master device driving a stop condition

on the bus. The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and

stop conditions. A high-to-low transition on SDA indicates a start, and a low-to-high transition indicates a stop.

Normal data bit transitions must occur within the low time of the clock period. These conditions are shown in

Figure 2−13. The master generates the 7-bit slave address and the read/write (R/W) bit to open

communication with another device and then waits for an acknowledge condition. The TAS5076 holds SDA

low during acknowledge clock period to indicate an acknowledgement. When this occurs, the master transmits

the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte).

All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An I2C

external pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.

7 Bit Slave Address

8 Bit Register Address (N)

8 Bit Register Data For

Address (N)

Start

Stop

SDA

SCL

8 Bit Register Data For

Address (N)

Figure 2−13. Typical I2C Sequence

There are no limits on the number of bytes that can be transmitted between start and stop conditions. When

the last word transfers, the master generates a stop condition to release the bus. A generic data transfer

sequence is also shown in Figure 2−13.

The 7-bit address for the TAS5076 is 001101X, where X is a programmable address bit. Using the CS0

terminal on the device, the LSB address bit is programmable to permit two devices to be used in a system.

These two addresses are licensed I2C addresses and do not conflict with other licensed I2C audio devices.

To communicate with the TAS5076, the I2C master uses 0011010 if CS0 = 0 and 0011011 if CS0 = 1. In addition

to the 7-bit device address, an 8-bit register address is used to direct communication to the proper register

location within the device interface.

Read and write operations to the TAS5076 can be done using single-byte or multiple-byte data transfers.

TAS5076 Datasheet(PDF) 29 Page - Texas Instruments

TAS5076 Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL