Electronic Components Datasheet Search
  English  ▼

X  

M34E04 Datasheet(PDF) 6 Page - STMicroelectronics

Part # M34E04
Description  Enhanced ESD/latch-up protection
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M34E04 Datasheet(HTML) 6 Page - STMicroelectronics

Back Button M34E04 Datasheet HTML 2Page - STMicroelectronics M34E04 Datasheet HTML 3Page - STMicroelectronics M34E04 Datasheet HTML 4Page - STMicroelectronics M34E04 Datasheet HTML 5Page - STMicroelectronics M34E04 Datasheet HTML 6Page - STMicroelectronics M34E04 Datasheet HTML 7Page - STMicroelectronics M34E04 Datasheet HTML 8Page - STMicroelectronics M34E04 Datasheet HTML 9Page - STMicroelectronics M34E04 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
Description
M34E04
6/32
DocID023348 Rev 7
1
Description
The M34E04 is a 512-byte EEPROM device designed to operate the SMBus bus in the
1.7 V - 3.6 V voltage range, with a maximum of 1 MHz transfer rate in the 2.2 V - 3.6 V
voltage range, over the JEDEC defined ambient temperature of 0°C / 95°C.
The M34E04 includes a 4-Kbit serial EEPROM organized as two pages of 256 bytes each,
or 512 bytes of total memory. Each page is composed of two 128-byte blocks. The device is
able to selectively lock the data in any or all of the four 128-byte blocks. Designed
specifically for use in DRAM DIMMs (Dual Inline Memory Modules) with Serial Presence
Detect, all the information concerning the DRAM module configuration (such as its access
speed, its size, its organization) can be kept write-protected in one or more memory blocks.
The M34E04 device is protocol-compatible with the previous generation of 2-Kbit devices,
M34E02. The page selection method allows commands used with legacy devices such as
M34E02 to be applied to the lower or upper pages of the EEPROM.
Individually locking a 128-byte block may be accomplished using a software write protection
mechanism in conjunction with a high input voltage VHV on input SA0. By sending the
device a specific SMBus sequence, each block may be protected from writes until the write
protection is electrically reversed using a separate SMBus sequence which also requires
VHV on input SA0. The write protection for all four blocks is cleared simultaneously.
Figure 1. Logic diagram
Figure 2. 8-pin package connections (top view)
1. See the Package mechanical data section for package dimensions, and how to identify pin 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com