| Electronic Components Datasheet Search |
|
AD7771 Datasheet(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7771 Datasheet(HTML) 10 Page - Analog Devices |
|
10 / 14 page ![]() Rev. PrC | Page 9 of 13 ABSOLUTE MAXIMUM RATINGS Table 2. Absolute Maximum Ratings Parameter Rating AVDDx to AVSSx −0.3 V to +3.96V AVSSx to DGND −1.98 V to +0.3 V ARegxCap to AVSSx −0.3 V to +1.98V DRegCap to DGND −0.3 V to +1.98V IOVDD to DGND −0.3 V to +3.96V IOVDD to AVSSx −0.3 V to +5.94 V AVSS4 to AVSSx AVDD1x −0.3 V to +3.96V Analog Input Voltage AVSSx− 0.3 V to AVDD1x+0.3 V or +3.96V (whichever is less) Refx Input Voltage AVSSx− 0.3 V to AVDD1x+0.3 V or +3.96V (whichever is less) AUXIN+/AUXIN- AVSSx− 0.3 V to AVDD4+0.3 V or +3.96V (whichever is less) Digital Input Voltage to DGND DGND − 0.3 V to IOVDD + 0.3 V or +3.96V (whichever is less) Digital Output Voltage to DGND DGND− 0.3 V to IOVDD + 0.3 V or +3.96V (whichever is less) XTAL1 to DGND DGND −0.3 V to DRegCap +0. 3V or +1.98V (whichever is less) Ain/Digital Input Current TBD mA Operating Temperature Range −40°C to +125°C Junction Temperature, (TJ maximum) +150°C Storage temperature Range −65°C to +150°C Reflow soldering 260°C ESD 2kV FICDM Corner pins (1, 16, 17, 32, 33, 48, 49, 64) +750V Others +500V Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. THERMAL RESISTANCE Thermal performance is directly linked to PCB design and operating environment. Close attention to PCB thermal design is required. Table 3. Thermal Resistance Package Type θja θJb Ψjt Ψjb UNITS 64-CP-151 30.43 0.13 6.59 °C/W 64-CP-152 22.62 3.17 0.09 3.19 °C/W 1- Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no thermal vias. See JEDEC JESD51. 2- Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 49 thermal vias. See JEDEC JESD51. ESD CAUTION Preliminary Technical Data AD7771 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |