HT82V48 datasheet(4/14 Pages) HOLTEK

4 / 14 page

Rev. 1.20

May 19, 2017

HT82V48

Symbol

Parameter

Test Conditions

Min.

Typ.

Max.

Unit

Zero-scale transition error

Gain=0dB

—

DNL

Differential non-linearity

—

LSB

INL

Integral non-linearity

—

LSB

Channel to channel gain matching

—

1.5

—

Total output noise

Min Gain

—

LSBrms

Max Gain

—

300

—

LSBrms

References

VRT

Upper reference voltage

LOR=0

1.95

2.05

2.25

LOR=1

—

1.85

—

VRB

LORer reference voltage

LOR=0

0.95

1.05

1.25

LOR=1

—

1.25

—

CML

Input return bias voltage

—

1.5

—

VRTB

Differential reference voltage

LOR=0

0.90

1.0

1.10

LOR=1

—

0.6

—

Clamping(CLP) DAC

Resolution

—

bits

VCSTEP

Step size

CRNG=0

—

0.173

—

V/step

CRNG=1

—

0.11

—

VCBOT

Output voltage at code 0h

—

0.4

—

VCTOP

Output voltage at code Fh

CRNG=0

—

2.76

—

CRNG=1

—

2.05

—

DNL

Differential non-linearity

—

-0.5

—

+0.5

LSB

INL

Integral non-linearity

—

+/-1

—

LSB

Offset DAC

Resolution

—

bits

Step size

—

2.274

—

mV/step

Output voltage

Code 0x00

—

-290

—

Code 0xFF

—

+290

—

Programmable Gain Amplifier

Resolution

—

bits

Gain equation

—

0.67 + PGA[8:0] × 5.35/511

V/V

GMAX

Max gain, each channel

—

6.0

—

V/V

GMIN

Min gain, each channel

—

0.65

—

V/V

Channel Matching

—

A/D Converter

Resolution

—

bits

Speed

—

MSPS

Full-scale input range

LOR=0

—

LOR=1

—

1.2

—

Digital Inputs

VIH

High level input voltage

—

0.7×DVDD

—

VIL

LOR level input voltage

—

0.2×DVDD

IIH

High level input current

—

μA

IIL

LOR level input current

—

μA

Input capacitance

—

Digital Outputs

HT82V48 Datasheet(PDF) 4 Page - Holtek Semiconductor Inc

HT82V48 Datasheet(HTML) 4 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Datasheet Download

Link URL