Electronic Components Datasheet Search
  English  ▼

X  

PC107A Datasheet(PDF) 4 Page - ATMEL Corporation

Part # PC107A
Description  PCI Bridge Memory Controller
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

PC107A Datasheet(HTML) 4 Page - ATMEL Corporation

  PC107A Datasheet HTML 1Page - ATMEL Corporation PC107A Datasheet HTML 2Page - ATMEL Corporation PC107A Datasheet HTML 3Page - ATMEL Corporation PC107A Datasheet HTML 4Page - ATMEL Corporation PC107A Datasheet HTML 5Page - ATMEL Corporation PC107A Datasheet HTML 6Page - ATMEL Corporation PC107A Datasheet HTML 7Page - ATMEL Corporation PC107A Datasheet HTML 8Page - ATMEL Corporation PC107A Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 50 page
background image
4
PC107A [Preliminary]
2137C–HIREL–03/04
–
Supports direct mode or chaining mode (automatic linking of DMA transfers)
–
Supports scatter gathering-read or write discontinuous memory
–
Interrupt on completed segment, chain, and error
–
Local-to-local memory
–
PCI-to-PCI memory
–
PCI-to-local memory
–
PCI memory-to-local memory
•
Message Unit
–
Two doorbell registers
–
An extended doorbell register mechanism that facilitates interprocessor
communication through interrupts in a dual-local-processor system
–
Two inbound and two outbound messaging registers
–I
2O message controller
•
Two-wire Interface Controller with Full Master/Slave Support (Except Broadcast All)
•
Embedded Programmable Interrupt Controller (EPIC)
–
Five hardware interrupts (IRQs) or 16 serial interrupts
–
Four programmable timers
•
Integrated PCI Bus, CPU, and SDRAM Clock Generation
•
Programmable PCI Bus, 60x, and Memory Interface Output Drivers
•
Dynamic Power Management – Supports 60x Nap, Doze, and Sleep Modes
•
Programmable Input and Output Signals with Watchpoint Capability
•
Built-in PCI Bus Performance Monitor Facility
•
Debug Features
–
Error injection/capture on data path
–
IEEE 1149.1 (JTAG)/test interface
•
Processor Interface
–
Supports up to two PowerPC
TM microprocessors with 60x bus interface
–
Supports various operating frequencies and bus divider ratios
–
32-bit address bus, 64/32-bit data bus supported at 100 MHz
–
Supports full memory coherency
–
Supports optional local bus slave
–
Decoupled address and data buses for pipelining of 60x accesses
–
Store gathering on 60x-to-PCI writes
–
Concurrent transactions on 60x and PCI buses supported



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com