| Electronic Components Datasheet Search |
|
AD9600 Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9600 Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 73 page ![]() AD9600 Rev. B | Page 15 of 72 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 DRVDD DNC DNC DNC DNC DNC DNC (LSB) D0– D0+ DCO– DCO+ D1– D1+ D2– D2+ D3– SCLK/DFS SDIO/DCS AVDD AVDD VIN + B VIN – B RBIAS CML SENSE VREF VIN – A VIN + A AVDD SMI SDFS SMI SCLK/PDWN SMI SDO/OEB 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 PIN 1 INDICATOR AD9600 PARALLEL LVDS TOP VIEW (Not to Scale) EXPOSED PADDLE, PIN 0 (BOTTOM OF PACKAGE) NOTES 1. DNC = DO NOT CONNECT. 2. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE CONNECTED TO GROUND FOR PROPER OPERATION. Figure 7. Interleaved Parallel LVDS Mode Pin Configuration (Top View) Table 9. Interleaved Parallel LVDS Mode Pin Function Descriptions Pin No. Mnemonic Type Description ADC Power Supplies 20, 64 DRGND Ground Digital Output Ground. 1, 21 DRVDD Supply Digital Output Driver Supply (1.8 V to 3.3 V). 24, 57 DVDD Supply Digital Power Supply (1.8 V Nominal). 36, 45, 46 AVDD Supply Analog Power Supply (1.8 V Nominal). 0 AGND Ground Analog Ground. Pin 0 is the exposed thermal pad on the bottom of the package. ADC Inputs 37 VIN + A Input Differential Analog Input Pin (+) for Channel A. 38 VIN − A Input Differential Analog Input Pin (−) for Channel A. 44 VIN + B Input Differential Analog Input Pin (+) for Channel B. 43 VIN − B Input Differential Analog Input Pin (−) for Channel B. 39 VREF I/O Voltage Reference Input/Output. 40 SENSE Input Voltage Reference Mode Select (see Table 11 for details). 42 RBIAS Input External Reference Bias Resistor. 41 CML Output Common-Mode Level Bias Output for Analog Inputs. 49 CLK+ Input ADC Master Clock True. The ADC clock can be driven using a single-ended CMOS (see Figure 60 and Figure 61 for the recommended connection). 50 CLK− Input ADC Master Clock Complement. The ADC clock can be driven using a single-ended CMOS (see Figure 60 and Figure 61 for the recommended connection). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |