Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 65 Page - Motorola, Inc

Part # M68HC08
Description  Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

M68HC08 Datasheet(HTML) 65 Page - Motorola, Inc

Back Button M68HC08 Datasheet HTML 61Page - Motorola, Inc M68HC08 Datasheet HTML 62Page - Motorola, Inc M68HC08 Datasheet HTML 63Page - Motorola, Inc M68HC08 Datasheet HTML 64Page - Motorola, Inc M68HC08 Datasheet HTML 65Page - Motorola, Inc M68HC08 Datasheet HTML 66Page - Motorola, Inc M68HC08 Datasheet HTML 67Page - Motorola, Inc M68HC08 Datasheet HTML 68Page - Motorola, Inc M68HC08 Datasheet HTML 69Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 408 page
background image
Resets and Interrupts
Resets
MC68HC908GR8 — Rev 4.0
Technical Data
MOTOROLA
Resets and Interrupts
65
4.3.4 SIM Reset Status Register
This read-only register contains flags to show reset sources. All flag bits
are automatically cleared following a read of the register. Reset service
can read the SIM reset status register to clear the register after power-
on reset and to determine the source of any subsequent reset.
The register is initialized on powerup as shown with the POR bit set and
all other bits cleared. During a POR or any other internal reset, the RST
pin is pulled low. After the pin is released, it will be sampled 32 XCLK
cycles later. If the pin is not above a V
IH at that time, then the PIN bit in
the SRSR may be set in addition to whatever other bits are set.
NOTE:
Only a read of the SIM reset status register clears all reset flags. After
multiple resets from different sources without reading the register,
multiple flags remain set.
POR — Power-On Reset Flag
1 = Power-on reset since last read of SRSR
0 = Read of SRSR since last power-on reset
PIN — External Reset Flag
1 = External reset via RST pin since last read of SRSR
0 = POR or read of SRSR since last external reset
COP — Computer Operating Properly Reset Bit
1 = Last reset caused by timeout of COP counter
0 = POR or read of SRSR
Address:
$FE01
Bit 7
654321
Bit 0
Read:
POR
PIN
COP
ILOP
ILAD
0
LVI
0
Write:
POR:
10000000
= Unimplemented
Figure 4-3. SIM Reset Status Register (SRSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com