Electronic Components Datasheet Search
  English  ▼

X  

TC9447F Datasheet(PDF) 8 Page - Toshiba Semiconductor

Part # TC9447F
Description  Single-Chip Audio Digital Signal Processor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TC9447F Datasheet(HTML) 8 Page - Toshiba Semiconductor

Back Button TC9447F Datasheet HTML 4Page - Toshiba Semiconductor TC9447F Datasheet HTML 5Page - Toshiba Semiconductor TC9447F Datasheet HTML 6Page - Toshiba Semiconductor TC9447F Datasheet HTML 7Page - Toshiba Semiconductor TC9447F Datasheet HTML 8Page - Toshiba Semiconductor TC9447F Datasheet HTML 9Page - Toshiba Semiconductor TC9447F Datasheet HTML 10Page - Toshiba Semiconductor TC9447F Datasheet HTML 11Page - Toshiba Semiconductor TC9447F Datasheet HTML 12Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
TC9447F
2002-02-05
8
2.
Microcontroller interface
(1)
Standard transmission mode 1
When I2CS = L, data can be transmitted or received in Standard Transmission mode.
When the CS signal is Low, control from the microcontroller is enabled.
The IFCK signal is the transmit/receive clock. The IFDI signal is the data. The TC9447F loads the
IFDI data on the IFCK signal rising edge. When CS = H, the IFCK and IFDI signals are don't care.
(1-1) Setting registers
The registers are set by command data using the IFDI signal. The first byte is a command, which
differs for each register. The data sent after that are fixed to two bytes. Both command and data
are sent starting from the MSB.
The ACK signal is the acknowledge signal that the TC9447F returns to the microcontroller.
Because the ACK signal is open drain output, it must be pulled up outside the pin. Data are
loaded on the rising edge of the IFCK signal.
Note that commands or data that must be switched on the SYNC signal, such as the RUN
command or the IFF flag, must be synchronized with the SYNC signal and loaded on that signal.
(1-2) Setting RAM (sequential)
The RAMs are set by command data using the IFDI signal. The first byte is a command, which
differs for each RAM. The next two bytes contain the start address for the RAM written.
The length of the data field following the RAM address bytes is 2 × n bytes. The address is
automatically incremented by 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com