SLG46121V datasheet(50/98 Pages) DIALOG

50 / 98 page

000-0046121--106

Page 49 of 97

SLG46121

10.3 3-Bit LUT or Pipe Delay Macrocell

There is one macrocell that can serve as either a 3-bit LUT or as a Pipe Delay.

When used to implement LUT functions, the 3-bit LUT take in three input signals from the connection matrix and produces a single

output, which goes back into the connection matrix.

When used as an 8-stage pipe delay, there are three inputs signals from the matrix, Input (IN), Clock (CLK) and Reset (nRESET).

The pipe delay macrocell is built from 8 D Flip-Flop logic cells that provide three register shifted options, two of which are user

selectable. The DFF cells are tied in series where the output (Q) of each delay cell goes to the next DFF cell. The first delay option

(1 PIPE OUT) is fixed at the output of the first flip-flop stage. The other two outputs (OUT0 and OUT1) provide user selectable

options for 1 to 8 stages of delay.

The overall time of the delay is based on the clock used in the SLG46121 design. Each DFF cell has a time delay of the inverse

of the clock time (either external clock or the RC Oscillator within the SLG46121). The sum of the number of DFF cells used will

be the total time delay of the Pipe Delay logic cell.

Figure 19. 3-bit LUT4 or Pipe Delay

3-bit LUT8 OUT

IN1

IN0

reg <495:488>

From Connection

Matrix Output <41>

From Connection

Matrix Output <42>

IN2

From Connection

Matrix Output <43>

8 Flip-Flops

nReset

From Connection

Matrix Output <42>

From Connection

Matrix Output <41>

From Connection

Matrix Output <43>

reg <493:491>

reg <490:488>

To Connection

Matrix Input<28>

OUT1

OUT0

reg <690>

To Connection

Matrix Input<20>

reg <500>

To Connection

Matrix Input<11>

PIPE OUT

SLG46121V Datasheet(PDF) 50 Page - Dialog Semiconductor

SLG46121V Datasheet(HTML) 50 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL