| Electronic Components Datasheet Search |
|
AD9675KBCZ Datasheet(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9675KBCZ Datasheet(HTML) 7 Page - Analog Devices |
|
7 / 61 page ![]() AD9675 Data Sheet Rev. A | Page 6 of 60 Parameter1 Test Conditions/Comments Min Typ Max Unit Close-In SNR −3 dBFS input, fRF = 2.5 MHz, fLO = 40 MHz, 1 kHz offset, 16LO mode, one channel enabled 156 dBc/√Hz −3 dBFS input, fRF = 2.5 MHz, fLO = 40 MHz, 1 kHz offset, 16LO mode, eight channels enabled 161 dBc/√Hz Two-Tone Intermodulation Distortion (IMD3) fRF1 = 5.015 MHz, fRF2 = 5.020 MHz, fLO = 80 MHz, ARF1 = −1 dBFS, ARF2 = −21 dBFS, IMD3 relative to ARF2 −58 dBc LO Harmonic Rejection −20 dBc Quadrature Phase Error I to Q, all phases, 1 σ 0.15 Degrees I/Q Amplitude Imbalance I to Q, all phases, 1 σ 0.015 dB Channel to Channel Matching Phase I to I, Q to Q, 1 σ 0.5 Degrees Amplitude I to I, Q to Q, 1 σ 0.25 dB POWER SUPPLY Mode I/Mode II/Mode III/Mode IV AVDD1 1.7 1.8 1.9 V AVDD2 2.85 3.0 3.6 V DVDD 1.3 1.4 1.9 V DRVDD 1.7 1.8 1.9 V IAVDD1 TGC mode, low bandwidth mode 148/187/ 223/291 mA CW Doppler mode 4 mA IAVDD2 TGC mode, no signal, low bandwidth mode 230 mA TGC mode, no signal, high bandwidth mode 239 mA CW Doppler mode 140 mA IDVDD 29/46/40/61 mA DVDD = 1.8 V 38/60/54/80 mA IDRVDD Four-lane mode, JESD204B lane rates = 1.6 Gbps/2.6 Gbps/1.6 Gbps/2.5 Gbps 121/168/ 122/166 mA Two-lane mode, JESD204B lane rates = 3.2 Gbps/5.0 Gbps/3.2 Gbps/5.0 Gbps 127/186/ 129/184 mA One-lane mode, RF decimator enabled, JESD204B lane rates = 3.2 Gbps/5.0 Gbps/ not valid/not valid 73/105/not valid/not valid mA Total Power Dissipation (Including Output Drivers) TGC mode, no signal, two-lane mode 1200/1415/ 1365/1615 1445/1680/ 1635/1910 mW TGC mode, no signal, two-lane mode, DVDD = 1.8 V 1230/1460/ 1410/1675 mW CW Doppler mode, eight channels enabled 500 mW Power-Down Dissipation 5 30 mW Standby Power Dissipation 725 mW ADC Resolution 14 Bits SNR 75 dB ADC REFERENCE Output Voltage Error VREF = 1 V ±50 mV Load Regulation at 1.0 mA VREF = 1 V 2 mV Input Resistance 7.5 kΩ 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed. 2 The overrange condition is specified as 6 dB more than the full-scale input range. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |