Electronic Components Datasheet Search
  English  ▼

X  

AD9675KBCZ Datasheet(PDF) 10 Page - Analog Devices

Part # AD9675KBCZ
Description  Octal Ultrasound AFE with JESD204B
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9675KBCZ Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9675KBCZ Datasheet HTML 6Page - Analog Devices AD9675KBCZ Datasheet HTML 7Page - Analog Devices AD9675KBCZ Datasheet HTML 8Page - Analog Devices AD9675KBCZ Datasheet HTML 9Page - Analog Devices AD9675KBCZ Datasheet HTML 10Page - Analog Devices AD9675KBCZ Datasheet HTML 11Page - Analog Devices AD9675KBCZ Datasheet HTML 12Page - Analog Devices AD9675KBCZ Datasheet HTML 13Page - Analog Devices AD9675KBCZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 61 page
background image
Data Sheet
AD9675
Rev. A | Page 9 of 60
SWITCHING SPECIFICATIONS
AVDD1 = 1.8 V, AVDD2 = 3.0 V, DVDD = 1.4 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, L = 2, M = 8, fSAMPLE = 40 MHz, lane
data rate = 3.2 Gbps, full temperature range (0°C to 85°C), unless otherwise noted.
Table 3.
Parameter1
Temperature
Min
Typ
Max
Unit
CLOCK2
Clock Rate (fSAMPLE)
40 MSPS (Mode I)
Full
20.5
40
MHz
65 MSPS (Mode II)
Full
20.5
65
MHz
80 MSPS (Mode III)3
Full
20.5
80
MHz
125 MSPS (Mode IV)4
Full
20.5
125
MHz
Clock Pulse Width High (tEH)
Full
3.75
ns
Clock Pulse Width Low (tEL)
Full
3.75
ns
CLOCK INPUT PARAMETERS
TX_TRIG± to CLK± Setup Time (tSETUP)
25°C
1
ns
TX_TRIG± to CLK± Hold Time (tHOLD)
25°C
1
ns
DATA OUTPUT PARAMETERS
Data Output Period or Unit Interval (UI)
Full
L/(20 × M × fSAMPLE)
Seconds
Data Output Duty Cycle
25°C
50
%
Data Valid Time
25°C
0.76
UI
PLL Lock Time5
25°C
26
μs
Wake-Up Time (Standby)
25°C
2
μs
Wake-Up Time (Power-Down)6
Device
25°C
375
μs
JESD204B Link
25°C
250
μs
SYNCINB± Falling Edge to First K.28 Characters
Full
4
Multiframes
Code Group Synchronization (CGS) Phase K.28
Characters Duration
Full
1
Multiframe
Delay (Latency)
Full
ADC Pipeline
Full
16
Cycles
RF Decimator
Full
11
Cycles
Digital High-Pass Filter
Full
100
Cycles
TX_TRIG± to Start Code (Mode I/Mode II/Mode III/
Mode IV)
Four-Lane Mode
Full
31/42/30/36
Cycles
Two-Lane Mode
Full
31/33/30/30
Cycles
Data Rate per Lane
25°C
5.0
Gbps
Uncorrelated Bounded High Probability (UBHP) Jitter
25°C
11
ps
Random Jitter at 2.5 Gbps Data Rate
25°C
80
ps rms
Random Jitter at 5 Gbps Data Rate
25°C
46
ps rms
Output Rise/Fall Time
25°C
64
ps
TERMINATION CHARACTERISTICS
Differential Termination Resistance
Full
100
Ω
APERTURE
Aperture Uncertainty (Jitter)
25°C
<1
ps rms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com