Electronic Components Datasheet Search
  English  ▼

X  

X4643 Datasheet(PDF) 10 Page - Xicor Inc.

Part # X4643
Description  CPU Supervisor with 64K EEPROM
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X4643 Datasheet(HTML) 10 Page - Xicor Inc.

Back Button X4643 Datasheet HTML 6Page - Xicor Inc. X4643 Datasheet HTML 7Page - Xicor Inc. X4643 Datasheet HTML 8Page - Xicor Inc. X4643 Datasheet HTML 9Page - Xicor Inc. X4643 Datasheet HTML 10Page - Xicor Inc. X4643 Datasheet HTML 11Page - Xicor Inc. X4643 Datasheet HTML 12Page - Xicor Inc. X4643 Datasheet HTML 13Page - Xicor Inc. X4643 Datasheet HTML 14Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 22 page
background image
X4643/5 – Preliminary Information
Characteristics subject to change without notice.
10 of 22
REV 1.26 4/30/02
www.xicor.com
Figure 10. Writing 12 bytes to a 64-byte page starting at location 60.
Address
Address
60
4 Bytes
n-1
8 Bytes
Address
= 7
Address Pointer
Ends Here
Addr = 8
The master terminates the Data Byte loading by issuing
a stop condition, which causes the device to begin the
nonvolatile write cycle. As with the byte write operation,
all inputs are disabled until completion of the internal
write cycle. See Figure 9 for the address, acknowledge,
and data transfer sequence.
Stops and Write Modes
Stop conditions that terminate write operations must
be sent by the master after sending at least 1 full data
byte plus the subsequent ACK signal. If a stop is
issued in the middle of a data byte, or before 1 full data
byte plus its associated ACK is sent, then the device
will reset itself without performing the write. The con-
tents of the array will not be effected.
Acknowledge Polling
The disabling of the inputs during nonvolatile cycles
can be used to take advantage of the typical 5ms write
cycle time. Once the stop condition is issued to indi-
cate the end of the master’s byte load operation, the
device initiates the internal nonvolatile cycle. Acknowl-
edge polling can be initiated immediately. To do this,
the master issues a start condition followed by the
Slave Address Byte for a write or read operation. If the
device is still busy with the nonvolatile cycle then no
ACK will be returned. If the device has completed the
write operation, an ACK will be returned and the host
can then proceed with the read or write operation.
Refer to the flow chart in Figure 11.
Figure 11. Acknowledge Polling Sequence
ACK
returned?
Issue Slave Address
Byte (Read or Write)
Byte load completed
by issuing STOP.
Enter ACK Polling
Issue STOP
Issue START
NO
YES
Nonvolatile Cycle
complete. Continue
command sequence?
Issue STOP
NO
Continue Normal
Read or Write
Command Sequence
PROCEED
YES



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com