HT32F1653 datasheet(7/46 Pages) HOLTEK

7 / 46 page

Rev. 1.00

7 of 46

�an�a�� 01�

3�-bit ARM® Co�tex™-M3 MCU

HT3�F16�3/HT3�F16�4

2 Features

Core

■

32-bit ARM® Cortex™-M3 processor core

■

Up to 72 MHz operating frequency

■

1.25 DMIPS/MHz - Dhrystone 2.1

■

Single-cycle multiplication and hardware division

■

Integrated Nested Vectored Interrupt Controller - NVIC

■

24-bit SysTick timer

The Cortex™-M3 processor is a general-purpose 32-bit processor core especially suitable for

products requiring high performance and low power consumption microcontrollers. It offers many

special features such as a Thumb-2 instruction set, hardware divider, low latency interrupt response

time, atomic bit-banding access and multiple buses for simultaneous accesses. The Cortex™-M3

processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction

sets.

On-chip Memory

■

Up to 64 KB on-chip Flash memory for instruction/data and option storage

■

16 KB on-chip SRAM

■

Supports multiple boot modes

The ARM® Cortex™-M3 processor is structured using Harvard architecture which implements a

separate bus structure to fetch instructions and load/store data. The instruction code and data are

both located in the same memory address space but in different address ranges. The maximum

address range of the Cortex™-M3 is 4 GB due to its 32-bit bus address width. Additionally, a pre-

defined memory map is provided by the Cortex™-M3 processor to reduce the software complexity

of repeated implementation for different device vendors. However, some regions are used by the

ARM® Cortex™-M3 system peripherals. Refer to the ARM® Cortex™-M3 Technical Reference

Manual for more information. Figure 2 shows the memory map of the HT32F1654/53 series of

devices, including Code, SRAM, peripheral, and other pre-defined regions.

Flash Memory Controller – FMC

■

Flash accelerator for maximum efficiency

■

32-bit word programming with In System Programming Interface (ISP) and In Application

Programming (IAP)

■

Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer

for the embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower

than the CPU, a wide access interface with a pre-fetch buffer and cache are provided for the Flash

Memory in order to reduce the CPU waiting time which will cause CPU instruction execution

delays. Flash Memory word program/page erase functions are also provided.

HT32F1653 Datasheet(PDF) 7 Page - Holtek Semiconductor Inc

HT32F1653 Datasheet(HTML) 7 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL