Electronic Components Datasheet Search
  English  ▼

X  

HT32F1653 Datasheet(PDF) 17 Page - Holtek Semiconductor Inc

Part # HT32F1653
Description  32-bit ARM Cortex -M3 Microcontroller, up to 64KB Flash and 16KB SRAM with 1 MSPS
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT32F1653 Datasheet(HTML) 17 Page - Holtek Semiconductor Inc

Back Button HT32F1653 Datasheet HTML 13Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 14Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 15Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 16Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 17Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 18Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 19Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 20Page - Holtek Semiconductor Inc HT32F1653 Datasheet HTML 21Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 46 page
background image
Rev. 1.00
17 of 46
�an�a�� ��� �01�
3�-bit ARM® Co�tex™-M3 MCU
HT3�F16�3/HT3�F16�4
Peripheral Direct Memory Access – PDMA
■
8 channels with trigger source grouping
■
8-/16-/32-bit width data transfer
■
Supports Address increment, decrement or fixed mode
■
4-level programmable channel priority
■
Auto reload mode
■
Supports trigger source: ADC, SPI, USART, UART, I2C, I2S, EBI, GPTM, MCTM, SCI and
software request
The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals
and the system memory on the AHB bus. Each PDMA channel has a source address, destination
address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid
interrupt service routine execution. It improves system performance as the software does not need
to join each data movement operation.
External Bus Interface – EBI
■
Programmable interface for various memory types
■
Translate the AHB transactions into the appropriate external device protocol
■
Memory bank regions and independent chip select control for each memory bank
■
Programmable timings to support a wide range of devices
■
Includes page read mode
■
Automatic translation when the AHB transaction width and external memory interface width is
different
■
Write buffer to decrease the stalling of the AHB write burst transaction
■
Multiplexed address and data line configurations
■
Up to 21 address lines
■
Up to 16-bit data bus width
The external bus interface is able to access external parallel interface devices such as SRAM,
Flash and LCD modules. The interface is memory mapped into the internal address map of the
CPU. The data and address lines are multiplexed in order to reduce the number of pins required to
connect to the external devices. The read/write timing of the bus can be adjusted to meet the timing
specification of the external devices. Note the interface only supports asynchronous 8 or 16-bit bus
interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com