Electronic Components Datasheet Search
  English  ▼

X  

AD5255 Datasheet(PDF) 18 Page - Analog Devices

Part # AD5255
Description  3-Channel Digital Potentiometer with Nonvolatile Memory
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5255 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD5255 Datasheet HTML 12Page - Analog Devices AD5255 Datasheet HTML 13Page - Analog Devices AD5255 Datasheet HTML 14Page - Analog Devices AD5255 Datasheet HTML 15Page - Analog Devices AD5255 Datasheet HTML 16Page - Analog Devices AD5255 Datasheet HTML 17Page - Analog Devices AD5255 Datasheet HTML 18Page - Analog Devices AD5255 Datasheet HTML 19Page - Analog Devices AD5255 Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 18 / 20 page
background image
AD5255
Rev. 0 | Page 18 of 20
For RDAC0 and RDAC1:
()
W
AB
WB
R
R
D
D
R
+
×
=
512
(1)
For RDAC2:
()
W
AB
WB
R
R
D
D
R
+
×
=
128
(2)
where D is the decimal equivalent of the data contained in the
RDAC register and RW is the wiper resistance.
The output resistance values in Table 11 are set for the given
RDAC latch codes with VDD = 5 V, which applies to RAB = 25 kΩ
digital potentiometers.
Table 11. RWB at Selected Codes for RWB_FS = 25 kΩ
D (DEC)
RWB(d) (Ω)
Output State
511
25051
Full scale
256
12600
Midscale
1
148.8
1 LSB
0
100
Zero scale (wiper contact resistance)
Note that in the zero-scale condition, a finite wiper resistance of
100 Ω is present. To avoid degradation or possible destruction
of the internal switches, care should be taken to limit the current
flow between W and B to no more than 20 mA intermittently or
2 mA continuously.
Channel-to-channel RWB matching is better than 0.1%. The
change in RWB with temperature has a 35 ppm/°C temperature
coefficient.
Like the mechanical potentiometer that the RDAC replaces, the
AD5255 parts are totally symmetrical. The resistance between
the W wiper and the A terminal also produces a digitally
controlled complementary resistance, RWA. When RWA is used,
the B terminal can be floating or tied to the wiper. Setting the
resistance value for RWA starts at a maximum value of resistance
and decreases as the data loaded in the latch is increased in
value. The general transfer equations for this operation are as
follows.
For RDAC0 and RDAC1:
()
W
AB
WB
R
R
D
D
R
+
×
−
=
512
512
(3)
For RDAC2:
()
W
AB
WB
R
R
D
D
R
+
×
−
=
128
128
(4)
For example, the following RDAC latch codes set the
corresponding output resistance values, which apply to
RAB = 25 kΩ digital potentiometers.
Table 12. RWA(d) at Selected Codes for RAB = 25 kΩ
D (DEC)
RWA(d) (Ω)
Output State
511
148.8
Full scale
256
12600
Midscale
1
25051
1 LSB
0
25100
Zero scale
The typical distribution of RAB from channel-to-channel is
±0.1% within the same package. Device-to-device matching is
process lot-dependent, with a worst-case variation of ±15%. RAB
temperature coefficient is 35 ppm/°C.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer can be configured to generate an
output voltage at the wiper terminal that is proportional to the
input voltages applied to the A and B terminals. Connecting the
A terminal to 5 V and the B terminal to ground produces an
output voltage at the wiper that can vary between 0 V to 5 V.
Each LSB of voltage is equal to the voltage applied across the A
and B terminals divided by the 2N position resolution of the
potentiometer divider.
Since the AD5255 can operate from dual supplies, the general
equations defining the output voltage at VW with respect to
ground for any given input voltages applied to the A and B
terminals are as follows.
For RDAC0 and RDAC1:
()
B
AB
W
V
V
D
D
V
+
×
=
512
(5)
For RDAC2:
()
B
AB
W
V
V
D
D
V
+
×
=
128
(6)
Equation 5 assumes that VW is buffered so that the effect of
wiper resistance is nulled. Operation of the digital potentiometer
in the divider mode results in more accurate operation over
temperature. In this mode, the output voltage is dependent on
the ratio of the internal resistors, not on the absolute value;
therefore, the drift improves to 15 ppm/°C. There is no voltage
polarity restriction between the A, B, and W terminals as long as
the terminal voltage (VTERM) stays within VSS < VTERM < VDD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com