| Electronic Components Datasheet Search |
|
CY28548 Datasheet(PDF) 22 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
CY28548 Datasheet(HTML) 22 Page - Silicon Laboratories |
|
22 / 31 page ![]() CY28548 ......................Document #: 001-08400 Rev ** Page 22 of 30 1 1101 N/A N/A N/A Table 8. PLL3/SE Configuration Table (continued) GCLK_SEL B1b4 B1b3 B1b2 B1b1 Pin 27 (17) MHz Pin 25 (18) MHz Spread (%) Comment Figure 12. Clock Generator Power up/Run State Diagram FSC FSB FSA Off Latches Open M1 T_delay3 Off Off 3.3V T_delay t C l ock O ff to M 1 CPU_STOP# PCI_STOP# Vcc CKPWRGD/PWRDWN CK505 SMBUS CK505 State BSEL[0..2] CK505 Core Logic PLL1 CPU1 PLL2 & PLL3 All Other Clocks REF Oscillator T_delay2 Locked 2.0V Figure 13. BSEL Serial Latching |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |