SI3050 datasheet(8/128 Pages) SILABS

8 / 128 page

Si3050 + Si3011/18/19

Rev. 1.5

Table 4. AC Characteristics

(VD = 3.0 to 3.6 V, TA = 0 to 70 °C, Fs = 8000 Hz, see "2. Typical Application Schematic" on page 17)

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Sample Rate

—

kHz

PCLK Input Frequency

PCLK

256

—

8192

kHz

Receive Frequency Response

Low –3 dBFS Corner, FILT = 0

—

Receive Frequency Response

Low –3 dBFS Corner, FILT = 1

—

200

—

Transmit Full-Scale Level1

VFS

FULL = 0 (0 dBm)

—

1.1

—

VPEAK

FULL = 1 (+3.2 dBm)2

—1.58

—

VPEAK

FULL2 = 1 (+6.0 dBm)2

—2.16

—

VPEAK

Receive Full-Scale Level1,3

VFS

FULL = 0 (0 dBm)

—

1.1

—

VPEAK

FULL = 1 (+3.2 dBm)2

—1.58

—

VPEAK

FULL2 = 1 (+6.0 dBm)2

—2.16

—

VPEAK

Dynamic Range4,5,6

ILIM = 0, DCV = 11, MINI=00

DCR = 0, IL =100 mA

—80

—

Dynamic Range4,5,6

ILIM = 0, DCV = 00, MINI=11

DCR = 0, IL =20mA

—80

—

Dynamic Range4,5,6

ILIM = 1, DCV = 11, MINI=00

DCR = 0, IL =50mA

—80

—

Transmit Total Harmonic

Distortion6,7

THD

ILIM = 0, DCV = 11, MINI=00

DCR = 0, IL =100 mA

—–72

—

Transmit Total Harmonic

Distortion6,7

THD

ILIM = 0, DCV = 00, MINI=11

DCR = 0, IL =20mA

—–78

—

Receive Total Harmonic

Distortion6,7

THD

ILIM = 0, DCV = 00, MINI=11

DCR = 0, IL =20mA

—–78

—

Receive Total Harmonic

Distortion6,7

THD

ILIM = 1,DCV = 11, MINI=00

DCR = 0, IL =50mA

—–78

—

Notes:

1. Measured at TIP and RING with 600 termination at 1 kHz, as shown in Figure 1 on page 6.

2. With FULL = 1, the transmit and receive full-scale level of +3.2 dBm can be achieved with a 600  ac termination.

While the transmit and receive level in dBm varies with reference impedance, the DAA will transmit and receive 1 dBV

into all reference impedances. With FULL2 = 1, the transmit and receive full-scale level of +6.0 dBm can be achieved

with a 600  termination. In this mode, the DAA will transmit and receive +1.5 dBV into all reference impedances.

3. Receive full-scale level produces –0.9 dBFS at DTX.

4. DR = 20 x log (RMS VFS/RMS Vin) + 20 x log (RMS Vin/RMS noise). The RMS noise measurement excludes

harmonics. Here, VFS is the 0 dBm full-scale level per Note 1 above.

5. Measurement is 300 to 3400 Hz. Applies to both transmit and receive paths.

6. Vin=1kHz, –3dBFS.

7. THD = 20 x log (RMS distortion/RMS signal).

8. DRCID = 20 x log (RMS VCID/RMS VIN) + 20 x log (RMS VIN/RMS noise). VCID is the 1.5 V full-scale level with the

enhanced caller ID circuit. With the typical CID circuit, the VCID full-scale level is 6 V peak, and the DRCID decreases to

50 dB.

9. Refer to Tables 10–11 for relative gain accuracy characteristics (passband ripple).

10. Analog hybrid only. ZACIM controlled by ACIM in Register 30.

Si3050 Datasheet(PDF) 8 Page - Silicon Laboratories

Si3050 Datasheet(HTML) 8 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL