+

±

REF2

REF1

VS

GND

OUT

PWM

Rejection

50k

50k

IS+

IS-

IN+

IN-

SH+

SH-

2mO

0.1%

+

±

REF2

REF1

VS

GND

OUT

PWM

Rejection

50k

50k

IS+

IS-

IN+

IN-

SH+

SH-

2mO

0.1%

REF5025

2.5±V

Reference

12

INA253

SLOS954 – MAY 2018

www.ti.com

Product Folder Links: INA253

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

Device Functional Modes (continued)

8.4.4.1 Output Set to External Reference Voltage

Connecting both pins together and then to a reference voltage results in an output voltage equal to the reference

voltage for the condition of shorted input pins or a 0-V differential input. This configuration is shown in Figure 7.

The output voltage decreases below the reference voltage when the IN+ pin is negative relative to the IN– pin

and increases when the IN+ pin is positive relative to the IN– pin. This technique is the most accurate way to

bias the output to a precise voltage.

Figure 7. External Reference Output

8.4.5 Output Set to Mid-Supply Voltage

By connecting one reference pin to VS and the other to the GND pin, the output is set at half of the supply when

there is no differential input, as shown in Figure 8. This method creates a ratiometric offset to the supply voltage,

where the output voltage remains at VS / 2 for 0 V applied to the inputs.

Figure 8. Mid-Supply Voltage Output