MMPF0200 datasheet(15/114 Pages) NXP

15 / 114 page

NXP Semiconductors

PF0200

GENERAL DESCRIPTION

5.2

Functional block diagram

Figure 5. Functional block diagram

5.3

Functional description

5.3.1

Power generation

The PF0200 PMIC features three buck regulators (up to four independent outputs), one boost regulator, six general purpose LDOs, one

switch/LDO combination and a DDR voltage reference to supply voltages for the application processor and peripheral devices.

The number of independent buck regulator outputs can be configured from three to four, thereby providing flexibility to operate with higher

current capability, or to operate as independent outputs for applications requiring more voltage rails with lower current demands. The SW3

regulator can be configured as a single phase or with two independent outputs. The buck regulators provide the supply to processor cores

and to other low-voltage circuits such as IO and memory. Dynamic voltage scaling is provided to allow controlled supply rail adjustments

for the processor cores and/or other circuitry.

Depending on the system power path configuration, the six general purpose LDO regulators can be directly supplied from the main input

supply or from the switching regulators to power peripherals, such as audio, camera, Bluetooth, Wireless LAN, etc. A specific VREFDDR

voltage reference is included to provide accurate reference voltage for DDR memories operating with or without VTT termination. The

VSNVS block behaves as an LDO, or as a bypass switch to supply the SNVS/SRTC circuitry on the i.MX processors; VSNVS may be

powered from VIN, or from a coin cell.

5.3.2

Control logic

The PF0200 PMIC is fully programmable via the I2C interface. Additional communication is provided by direct logic interfacing including

interrupt and reset. Start-up sequence of the device is selected upon the initial OTP configuration explained in the Start-up section, or by

configuring the “Try Before Buy” feature to test different power up sequences before choosing the final OTP configuration.

The PF0200 PMIC has the interfaces for the power buttons and dedicated signaling interfacing with the processor. It also ensures supply

of critical internal logic and other circuits from the coin cell in case of brief interruptions from the main battery. A charger for the coin cell

is included as well.

Logic and Control

Switching Regulators

SW1A/B

(0.3 to 1.875V, 2.5A)

Linear Regulators

SW2

(0.4 to 3.3V, 1.5A)

SW3A/B

(0.4 to 3.3V)

Configurable 2.5A or

1.25A+1.25A

Boost Regulator

(5 to 5.15V, 600mA)

USB OTG Supply

VGEN1

(0.8 to 1.55V, 100mA)

VGEN2

(0.8 to 1.55V, 250mA)

VGEN3

(1.8 to 3.3V, 100mA)

VGEN4

(1.8 to 3.3V, 350mA)

VGEN5

(1.8 to 3.3V, 100mA)

VGEN6

(1.8 to 3.3V, 200mA)

Bias & References

Parallel MCU Interface

Regulator Control

VSNVS

(1.0 to 3.0V, 400uA)

RTC supply with coin cell

charger

PF0200 Functional Internal Block Diagram

I2C Communication & Registers

Power Generation

Fault Detection and Protection

DDR Voltage Reference

Current Limit

Short-Circuit

Internal Core Voltage Reference

Thermal

OTP Startup Configuration

Sequence and

timing

OTP Prototyping

(Try before buy)

Voltage

Phasing and

Frequency Selection

MMPF0200 Datasheet(PDF) 15 Page - NXP Semiconductors

MMPF0200 Datasheet(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL