PCT2202

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 1.1 — 14 August 2015

8 of 30

NXP Semiconductors

PCT2202

7.3 Configuration register

The Configuration register is a 16-bit read/write register used to store bits that control the

operational modes of the temperature sensor. Read/write operations are performed

MSByte first. The format and power-up/reset value of the Configuration register is shown

in Table 10. For compatibility, the first byte corresponds to the Configuration register in the

LM75 and PCT2075. All registers are updated byte-by-byte.

7.3.1 EM - Extended mode bit

The Extended mode bit configures the device for Normal mode operation (EM = 0) or

Extended mode operation (EM = 1). In Normal mode, the Temperature register and

High-limit and Low-limit registers use a 12-bit data format. Normal mode is used to make

the PCT2202 compatible with the LM75 and PCT2075.

Extended mode (EM = 1) allows measurement of temperatures above +128

C by

configuring the Temperature register and High-limit and Low-limit registers for 13-bit data

format.

7.3.2 AL - ALERT bit

The AL bit is a read-only function. Reading the AL bit will provide information about the

comparator mode status. The state of the POL bit inverts the polarity of data returned from

the AL bit. For POL = 0, the AL bit will read as ‘1’ until the temperature equals or exceeds

Table 9.

13-bit temperature data format

Temperature (

C)

Digital output (binary)

Hex

150

0 1001 0110 0000

0960h

128

0 1000 0000 0000

0800h

127.9375

0 0111 1111 1111

07FFh

100

0 0110 0100 0000

0640h

80

0 0101 0000 0000

0500h

75

0 0100 1011 0000

04B0h

50

0 0011 0010 0000

0320h

25

0 0001 1001 0000

0190h

0.25

0 0000 0000 0100

0004h

0

0 0000 0000 0000

0000h

0.25

1 1111 1111 1100

1FFCh

25

1 1110 0111 0000

1E70h

55

1 1100 1001 0000

1C90h

Table 10.

Configuration and power-up/reset format

Byte

D7

D6

D5

D4

D3

D2

D1

D0

1OS

R1

R0

F1

F0

POL

TM

SD

01

10

00

00

2

CR1

CR0

AL

EM

0

0

0

0

10

10

00

00