Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD5124 Datasheet(PDF) 30 Page - Analog Devices

Part # AD5124
Description  Quad Channel, 128-/256-Position, I2C/SPI, Nonvolatile Digital Potentiometer
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5124 Datasheet(HTML) 30 Page - Analog Devices

Back Button AD5124 Datasheet HTML 26Page - Analog Devices AD5124 Datasheet HTML 27Page - Analog Devices AD5124 Datasheet HTML 28Page - Analog Devices AD5124 Datasheet HTML 29Page - Analog Devices AD5124 Datasheet HTML 30Page - Analog Devices AD5124 Datasheet HTML 31Page - Analog Devices AD5124 Datasheet HTML 32Page - Analog Devices AD5124 Datasheet HTML 33Page - Analog Devices AD5124 Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 36 page
background image
AD5124/AD5144/AD5144A
Data Sheet
Rev. B | Page 30 of 36
Table 21. Address Bits
A3
A2
A1
A0
Potentiometer Mode
Linear Gain Setting Mode
Stored RDAC
Memory
Input Register
RDAC Register
Input Register
RDAC Register
1
X1
X1
X1
All channels
All channels
All channels
All channels
Not applicable
0
0
0
0
RDAC1
RDAC1
R
WB1
R
WB1
RDAC1
0
1
0
0
Not applicable
Not applicable
R
AW1
R
AW1
Not applicable
0
0
0
1
RDAC2
RDAC2
R
WB2
R
WB2
RDAC2
0
1
0
1
Not applicable
Not applicable
R
AW2
R
AW2
Not applicable
0
0
1
0
RDAC3
RDAC3
R
WB3
R
WB3
RDAC3
0
1
1
0
Not applicable
Not applicable
R
AW3
R
AW3
Not applicable
0
0
1
1
RDAC4
RDAC4
R
WB4
R
WB4
RDAC4
0
1
1
1
Not applicable
Not applicable
R
AW4
R
AW4
Not applicable
1 X = don’t care.
Table 22. Control Register Bit Descriptions
Bit Name
Description
D0
RDAC register write protect
0 = wiper position frozen to value in EEPROM memory
1 = allows update of wiper position through digital interface (default)
D1
EEPROM program enable
0 = EEPROM program disabled
1 = enables device for EEPROM program (default)
D2
Linear setting mode/potentiometer mode
0 = potentiometer mode (default)
1 = linear gain setting mode
D3
Burst mode (I2C only)
0 = disabled (default)
1 = enabled (no disable after stop or repeat start condition)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com