| Electronic Components Datasheet Search |
|
TUSB5052 Datasheet(PDF) 57 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TUSB5052 Datasheet(HTML) 57 Page - Texas Instruments |
|
57 / 84 page ![]() 7–9 7.1.12 XON[2-1]: Xon Register (2 Registers) These registers contain a value that is compared to the received data stream. Detection of a match interrupts the MCU (only if the interrupt enable bit is set). This value is also used for Xon transmission. D7 D6 D5 D4 D3 D2 D1 D0 7 6 5 4 32 10 R/W R/W R/W R/W R/W R/W R/W R/W BIT NAME RESET FUNCTION 7–0 D[7:0] 0000 Xon value to be compared to the incoming data stream. 7.1.13 XOFF[2-1]: Xoff Register (2 Registers) These registers contain a value that is compared to the received data stream. Detection of a match halts the DMA transfer, and interrupts the MCU (only if the interrupt enable bit is set). This value is also used for Xoff transmission. D7 D6 D5 D4 D3 D2 D1 D0 7 6 5 4 32 10 R/W R/W R/W R/W R/W R/W R/W R/W BIT NAME RESET FUNCTION 7–0 D[7:0] 0000 Xon value to be compared to the incoming data stream. 7.1.14 MASK[2-1]: UART Interrupt-Mask Register (2 Registers) These registers control the UARTs interrupt sources. RSV RSV RSV RSV RSV TRIE SIE MIE 7 6 5 4 32 10 R/O R/O R/O R/O R/O R/W R/W R/W BIT NAME RESET FUNCTION 0 MIE 0 This bit controls the UART-modem interrupt. MIE = 0 Modem-interrupt is disabled. MIE = 1 Modem-interrupt is enabled. 1 SIE 0 This bit controls the UART-status interrupt. SIE = 0 Status-interrupt is disabled. SIE = 1 Status-interrupt is enabled. 2 TRIE 0 This bit controls the UART-TxE/RxF interrupts. TRIE = 0 TxE/RxF interrupts are disabled. TRIE = 1 TxE/RxF interrupts are enabled. 7–3 RSV 0 Reserved = 0 7.2 UARTs Data Transfer Figure 7–2 illustrates the data transfer between the UARTs and the host using the DMA controller and the USB buffer manager (UBM). A buffer of 512 bytes is reserved for buffering all UART channels (2 transmit and 2 receive buffers). Each UART channel has 64-bytes of double-buffer space (X- and Y-buffer). When the DMA writes to the X-buffer, the UBM reads from the Y-buffer. Similarly, when the DMA reads from the X-buffer, the UBM writes to the Y-buffer. The DMA channel is configured to operate in the continuous mode (by setting DMACDR[CNT] = 1). Once the MCU enables the DMA, data transfer toggles between the UMB and the DMA without MCU intervention. See section 6.2 for DMA transfer-termination condition. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |