Electronic Components Datasheet Search
  English  ▼

X  

ES8155 Datasheet(PDF) 20 Page - Suzhou Everest Semiconductor Co. Ltd.

Part # ES8155
Description  Low Power Stereo Audio DAC With Headphone Amplifier
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EVEREST [Suzhou Everest Semiconductor Co. Ltd.]
Direct Link  http://www.everest-semi.com/en_index.html
Logo EVEREST - Suzhou Everest Semiconductor Co. Ltd.

ES8155 Datasheet(HTML) 20 Page - Suzhou Everest Semiconductor Co. Ltd.

Back Button ES8155 Datasheet HTML 16Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 17Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 18Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 19Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 20Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 21Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 22Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 23Page - Suzhou Everest Semiconductor Co. Ltd. ES8155 Datasheet HTML 24Page - Suzhou Everest Semiconductor Co. Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 33 page
background image
Everest Semiconductor
ES8155
Version 1.0
3/29/2011
20
11000000 – -127 dB (default)
6.3.2
Register 0x0D – Right DAC Volume, Default 1100 0000
Bit Name
Bit
Description
DACRVOL
7:0
Right DAC volume control
00000000 – 0 dB
… 0.5 dB/step
11000000 – -127 dB (default)
6.3.3
Register 0x0E – DAC Control 1, Default 0101 0101
Bit Name
Bit
Description
LP_DACL
7
0 – normal (default)
1 – low power setting for left DAC
PDN_DACL
6
0 – not power down
1 – power down left DAC (default)
LP_DACR
5
0 – normal (default)
1 – low power setting for right DAC
PDN_DACR
4
0 – not power down
1 – power down right DAC (default)
DACLMU
2
1 – left DAC mute (default)
0 – left DAC not mute
DACRMU
0
1 – right DAC mute (default)
0 – right DAC not mute
6.3.4
Register 0x0F – DAC Control 2, Default 1100 0100
Bit Name
Bit
Description
AUTOMUTE
7
Auto mute function: long period of zero inputs (8k audio samples) will mute the analog
output. Any single non-zero input will un-mute. It is done per channel based.
0 – disable
1 – enable (default)
CLICKFREE
6
0 – disable digital click free power up and down
1 – enable digital click free power up and down (default)
VPPSCALE
5:4
Reserved
DACLRBOTH
3
1 – enable simultaneous load of DACLVOL and DACRVOL set by DACLVOL
0 – disable simultaneous load (default)
DACSOFTRAMP
2
1 – enable DAC soft ramp at mute and volume change (default)
0 – disable
DACRAMPRATE
1:0
These bits define DAC gain control ramp rate
00 – 0.5 dB per 4 LRCKs (default)
01 – 0.5 dB per 8 LRCKs
10 – 0.5 dB per 16 LRCKs
11 – 0.5 dB per 32 LRCKs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com