| Electronic Components Datasheet Search |
|
Z86C34 Datasheet(PDF) 17 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z86C34 Datasheet(HTML) 17 Page - Zilog, Inc. |
|
17 / 70 page ![]() Z86C34/C35/C36/C44/C45/C46 ZiLOG CMOS Z8® MCUs with ASCI UART DS007601-Z8X0499 P R E L I M I N A R Y 17 Table 7. Additional Timing (SCLK/TCLK = XTAL/2) TA = 0ºC to +70ºC TA = –40ºC to +105ºC 12 MHz 16 MHz 12 MHz 16 MHz No Symbol Parameter VCC 1 Min Max Min Max Min Max Min Max Units Notes D1,D0 1 TpC Input Clock Period 3.0V 83 DC 62.5 DC 83 DC 62.5 DC ns 2,3,4 5.5V 83 DC 62.5 DC 83 DC 62.5 DC ns 2,3,4 3.0V 250 DC 250 DC 250 DC 250 DC ns 2,3 5.5V 250 DC 250 DC 250 DC 250 DC ns 2,3 2 TrC,TfC Clock Input Rise & Fall Times 3.0V 15 15 15 15 ns 2,3 5.5V 15 15 15 15 ns 2,3 3 TwC Input Clock Width 3.0V 41 31 41 31 ns 2,3,4 5.5V 41 31 41 31 ns 2,3,4 3.0V 125 125 125 125 ns 2,3 5.5V 125 125 125 125 ns 2,3 4 TwTinL Timer Input Low Width 3.0V 100 100 100 100 ns 2,3 5.5V 70 70 70 70 ns 2,3 5 TwTinH Timer Input High Width 3.0V 5TpC 5TpC 5TpC 5TpC 2,3 5.5V 5TpC 5TpC 5TpC 5TpC 2,3 6 TpTin Timer Input Period 3.0V 8TpC 8TpC 8TpC 8TpC 2,3 5.5V 8TpC 8TpC 8TpC 8TpC 2,3 7 TrTin, TfTin Timer Input Rise & Fall Timer 3.0V 100 100 100 100 ns 2,3 5.5V 100 100 100 100 ns 2,3 8A TwIL Int. Request Low Time 3.0V 100 100 100 100 ns 2,3,5 5.5V 70 70 70 70 ns 2,3,5 8B TwIL Int. Request Low Time 3.0V 5TpC 5TpC 5TpC 5TpC 2,3,6 5.5V 5TpC 5TpC 5TpC 5TpC 2,3,6 9 TwIH Int. Request Input High Time 3.0V 5TpC 5TpC 5TpC 5TpC 2,3,5 5.5V 5TpC 5TpC 5TpC 5TpC 2,3,5 10 Twsm Stop-Mode Recovery Width Spec 3.0V 12 12 12 12 ns 7 5.5V 12 12 12 12 ns 7 11 Tost Oscillator Startup Time 3.0V 5TpC 5TpC 5TpC 5TpC 7,8 5.5V 5TpC 5TpC 5TpC 5TpC 7,8 Notes: 1. The VCC voltage specification of 3.0V guarantees 3.3V ± 0.3V, and the VCC voltage specification of 5.5V guarantees 5.0V ± 0.5V. 2. Timing Reference uses 0.7 VCC for a logic 1 and 0.2 VCC for a logic 0. 3. SMR D1 = 0. 4. Maximum frequency for external XTAL clock is 4 MHz when using low-EMI Oscillator mode PCON Reg.D7 = 0. 5. Interrupt request via Port 3 (P31–P33). 6. Interrupt request via Port 3 (P30). 7. SMR–D5 = 1, POR STOP Mode Delay is on. 8. For RC and LC oscillator, and for oscillator driven by clock driver. 9. Register WDTMR. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |