Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 350 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 350 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 346Page - Texas Instruments AM5728 Datasheet HTML 347Page - Texas Instruments AM5728 Datasheet HTML 348Page - Texas Instruments AM5728 Datasheet HTML 349Page - Texas Instruments AM5728 Datasheet HTML 350Page - Texas Instruments AM5728 Datasheet HTML 351Page - Texas Instruments AM5728 Datasheet HTML 352Page - Texas Instruments AM5728 Datasheet HTML 353Page - Texas Instruments AM5728 Datasheet HTML 354Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 350 / 415 page
background image
1
MDIO_CLK (Output)
MDIO_DATA (Output)
SPRS91x_TIMING_PRU_MII_RT_03
MDIO_CLK
2
3
1
4
4
SPRS91x_TIMING_PRU_MII_RT_02
350
AM5729, AM5728, AM5726
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-146. PRU-ICSS MDIO Switching Characteristics - MDIO_CLK
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
1
tc(MDC)
Cycle time, MDC
400
ns
2
tw(MDCH)
Pulse duration, MDC high
160
ns
3
tw(MDCL)
Pulse duration, MDC low
160
ns
4
tt(MDC)
Transition time, MDC
5
ns
Figure 7-102. PRU-ICSS MDIO_CLK Timing
Table 7-147. PRU-ICSS MDIO Switching Characteristics – MDIO_DATA
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
1
td(MDC-MDIO)
Delay time, MDC high to MDIO valid
0
390
ns
Figure 7-103. PRU-ICSS MDIO_DATA Timing – Output Mode
7.25.3.2 PRU-ICSS MII_RT Electrical Data and Timing
NOTE
In order to ensure the MII_RT IO timing values published in the device data manual, the
PRUSS_GICLK
clock
must
be
configured
for
200MHz
(default
value)
and
the
TX_CLK_DELAY bitfield in the PRUSS_MII_RT_TXCFG0/1 register must be configured as
follows:
•
100 Mbps mode: 6h (non-default value)
•
10 Mbps mode: 0h (default value)
Table 7-148. PRU-ICSS MII_RT Timing Requirements – MII[x]_RXCLK
NO.
PARAMETER
DESCRIPTION
SPEED
MIN
MAX
UNIT
1
tc(RX_CLK)
Cycle time, RX_CLK
10 Mbps
399.96
400.04
ns
100 Mbps
39.996
40.004
ns
2
tw(RX_CLKH)
Pulse duration, RX_CLK high
10 Mbps
140
260
ns
100 Mbps
14
26
ns
3
tw(RX_CLKL)
Pulse duration, RX_CLK low
10 Mbps
140
260
ns
100 Mbps
14
26
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com