CS4271 datasheet(21/53 Pages) CIRRUS

21 / 53 page

CS4271

DS592F1

SWITCHING CHARACTERISTICS - I²C MODE CONTROL PORT

(Inputs: logic 0 = AGND, logic 1 = VL)

Notes: 21. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.

Parameter

Symbol

Min

Max

Unit

I²C Mode

SCL Clock Frequency.

fscl

-100

KHz

RST Rising Edge to Start.

tirs

500

Bus Free Time Between Transmissions.

tbuf

4.7

µs

Start Condition Hold Time (prior to first clock pulse).

thdst

4.0

µs

Clock Low time.

tlow

4.7

µs

Clock High Time.

thigh

4.0

µs

Setup Time for Repeated Start Condition.

tsust

4.7

µs

SDA Hold Time from SCL Falling.

(Note 21)

thdd

µs

SDA Setup time to SCL Rising.

tsud

250

Rise Time of Both SDA and SCL Lines.

-1

µs

Fall Time of Both SDA and SCL Lines.

-300

Setup Time for Stop Condition.

tsusp

4.7

µs

buf

hdst

low

t r

t f

hdd

high

t sud

t sust

t susp

Stop

Start

Stop

Repeated

SDA

SCL

irs

RST

Figure 6. I²C Mode Control Port Timing

CS4271 Datasheet(PDF) 21 Page - Cirrus Logic

CS4271 Datasheet(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL