| Electronic Components Datasheet Search |
|
TMS320C80 Datasheet(PDF) 44 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320C80 Datasheet(HTML) 44 Page - Texas Instruments |
|
44 / 171 page ![]() TMS320C80 DIGITAL SIGNAL PROCESSOR SPRS023B – JULY 1994 – REVISED OCTOBER 1997 41 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 communication (comm) register The comm register contains the packet-transfer handshake bits and PP indicator bits. Figure 32 shows the comm register format. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 H S Q P – – – – – – – – – – – – – – – – – – – – – – – – – PP# MAREV MIREV DEV H S Q P MAREV MIREV DEV Device High-priority packet transfer Packet-transfer suspend Packet transfer queued Submit packet transfer request Major revision # Minor revision # 00 – 320C80 10 – 320C82 PP# pp Number (read only) 000 – pp0 010 – pp2 001 – pp1 011 – pp3 1xx – not implemented Figure 32. comm Register cache-tag registers The tag0 – tag3 registers contain the tag address and sub-block present bits for each cache block. Figure 33 shows the cache tag registers. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 23-Bit Tag Address P P P P – – – LRU P LRU Present bit Least-recently-used code 00 – mru 10 – next lru 01 – next mru 11 – lru Sub-Block # 3 2 1 0 Figure 33. Cache Tag Registers PP cache architecture Each PP has its own 2K-byte instruction cache. Each cache is divided into four blocks and each block is divided into four sub-blocks containing 16 64-bit instructions each. Cache misses cause one sub-block to be loaded into cache. Figure 34 shows the cache architecture for one of the four sets in each cache. Figure 35 shows how addresses map into the cache using the cache tags and address bits. Block 0 Block 1 Block 2 Block 3 tag 0 (Block 0) tag 1 (Block 1) tag 2 (Block 2) tag 3 (Block 3) LRU NLRU NMRU MRU LRU Stack Figure 34. PP Cache Architecture 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 23-Bit Tag Value sub instruction ignored sub – sub-block Figure 35. pc Register Cache-Address Mapping |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |