Electronic Components Datasheet Search
  English  ▼

X  

SL2S2602 Datasheet(PDF) 41 Page - NXP Semiconductors

Part # SL2S2602
Description  ICODE SLIX2
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SL2S2602 Datasheet(HTML) 41 Page - NXP Semiconductors

Back Button SL2S2602 Datasheet HTML 37Page - NXP Semiconductors SL2S2602 Datasheet HTML 38Page - NXP Semiconductors SL2S2602 Datasheet HTML 39Page - NXP Semiconductors SL2S2602 Datasheet HTML 40Page - NXP Semiconductors SL2S2602 Datasheet HTML 41Page - NXP Semiconductors SL2S2602 Datasheet HTML 42Page - NXP Semiconductors SL2S2602 Datasheet HTML 43Page - NXP Semiconductors SL2S2602 Datasheet HTML 44Page - NXP Semiconductors SL2S2602 Datasheet HTML 45Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 55 page
background image
NXP Semiconductors
SL2S2602
ICODE SLIX2
SL2S2602
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2017. All rights reserved.
Product data sheet
Rev. 4.1 — 25 July 2017
COMPANY PUBLIC
276341
41 / 55
10 Limiting values
Table 82. Limiting values (Wafer)[1][2]
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
Min
Max
Unit
Tstg
storage temperature
-55
+125
°C
Ptot
total power dissipation
-
125
mW
Tj
junction temperature
-40
+85
°C
Ii(max)
maximum input current
LA to LB; peak
[3] -
±60
mA
II
input current
LA to LB; RMS
-
30
mA
VESD
electrostatic discharge voltage
Human body model
[4] -
±2
kV
1. Stresses above those listed under Absolute Maximum Ratings may cause permanent
damage to the device. This is a stress rating only and functional operation of the
device at these or any conditions other than those described in the operating
conditions and electrical characteristics sections of this specification is not implied.
2. This product includes circuitry specifically designed for the protection of its internal
devices from the damaging effects of excessive static charge. Nonetheless, it is
suggested that conventional precautions be taken to avoid applying greater than the
rated maxima.
3. The voltage between LA and LB is limited by the on-chip voltage limitation circuitry
(corresponding to parameter II).
4. For ESD measurement, the IC was mounted in a CDIP8 package.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com