Electronic Components Datasheet Search
  English  ▼

X  

ADAV801ASTZ Datasheet(PDF) 17 Page - Analog Devices

Part # ADAV801ASTZ
Description  Audio Codec for Recordable DVD
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAV801ASTZ Datasheet(HTML) 17 Page - Analog Devices

Back Button ADAV801ASTZ Datasheet HTML 13Page - Analog Devices ADAV801ASTZ Datasheet HTML 14Page - Analog Devices ADAV801ASTZ Datasheet HTML 15Page - Analog Devices ADAV801ASTZ Datasheet HTML 16Page - Analog Devices ADAV801ASTZ Datasheet HTML 17Page - Analog Devices ADAV801ASTZ Datasheet HTML 18Page - Analog Devices ADAV801ASTZ Datasheet HTML 19Page - Analog Devices ADAV801ASTZ Datasheet HTML 20Page - Analog Devices ADAV801ASTZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 56 page
background image
ADAV801
Rev. 0 | Page 17 of 56
le Rate
-
ecause
ital
ut reduces the oversampling ratio,
cted
o generate a separate 12.288 MHz
eat
Selecting a Samp
The output sample rate of the ADC is always ADC MCLK/256,
as shown in Figure 23. By default, the ADC modulator runs at
ADC MCLK/2. When the ADC MCLK exceeds 12.288 MHz,
the ADC modulator should be set to run at ADC MCLK/4. This
is achieved by setting the AMC (ADC Modulator Clock) bit in
the ADC Control Register 1. To compensate for the reduced
modulator clock speed, a different set of filters are used in the
decimator section ensuring that the sample rate remains
the same.
The AMC bit can also be used to boost the THD + N perform
ance of the ADC at the expense of dynamic range. The
improvement is typically 0.5 dB to 1.0 dB and works, b
selecting the lower modulator rate reduces the amount of dig
noise, improving THD + N, b
therefore reducing the dynamic range by a corresponding
amount.
For best performance of the ADC, avoid using similar
frequency clocks from separate sources in the ADAV801. For
example, running the ADC from a 12.288 MHz clock conne
to MCLKI and using the PLL t
clock for the DAC can reduce the performance of the ADC.
This is due to the interaction of the clocks, which generate b
frequencies that can affect the charge on the switch capacitors
of the analog inputs.
WAIT FOR SAMPLE
WAIT FOR SAMPLE
WAIT FOR SAMPLE
DECREASE GAIN BY 0.5dB
AND WAIT ATTACK TIME
IS SAMPLE
GREATER THAN ATTACK
THRESHOLD?
IS
ABO
THRESHOLD?
IS A RECOVERY
MODE ENABLED?
SAMPLE
VE ATTACK
ARE ALL
SAMPLES BELOW
RECOVERY
THRESHOLD?
HAS GAIN BEEN
FULLY RESTORED?
YES
YES
NO
YES
YES
YES
NO
NO
NORMAL RECOVERY
INCREASE GAIN BY 0.5dB
WAIT RECOVERY TIME
LIMITED RECOVERY
ATTACK MODE
IS SAMPLE
ABOVE ATTACK
THRESHOLD?
ARE ALL
SAMPLES BELOW
RECOVERY
THRESHOLD?
HAS GAIN BEEN
FULLY RESTORED?
IS GAINCNTR
AT MAXIMUM?
YES
NO
NO
YES
YES
YES
NO
NO
INCREASE GAIN BY 0.5dB
NO
INCREMENT
GAINCNTR
NO
NO
NO
HAS RECOVERY
TIME BEEN
REACHED?
HAS RECOVERY
TIME BEEN
REACHED?
Figure 26. ALC Flow Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com