VSC7440 datasheet(294/444 Pages) MICROSEMI

294 / 444 page

Functional Descriptions

VMDS-10492 VSC7440 Datasheet Revision 4.2

277

U = R / (R + 2S × 256)

3.27.6.3 Setting Up Frame Rate

The following table lists the frame rate configuration registers.

To define a minimum frame spacing, set

DSM::TX_RATE_LIMIT_MODE.TX_RATE_LIMIT_FRAME_RATE_ENA to 1.

At start of payload, a counter is loaded with the value stored in

DSM::TX_FRAME_RATE_START_CFG.TX_FRAME_RATE_START.

What is counted as payload is defined by DSM::TX_RATE_LIMIT_MODE.PAYLOAD_PREAM_CFG and

DSM::TX_RATE_LIMIT_MODE.PAYLOAD_CFG.

With every payload byte transmitted, the counter is decremented by 1.

At end of frame, the GAP will be extended by the counter value, if above 12.

3.27.7

Error Detection

The following table lists the error detection status registers.

If one or both of BUF_OFLW_STICKY and BUF_UFLW_STICKY sticky bits are set, the port module was

set up erroneously.

TX_RATE_LIMIT_STICKY is set when an IPG of a frame is increased due to one of the three rate limiting

modes.

3.28

Layer 1 Timing

There are eight recovered clocks, four outputs that provide timing sources for external timing circuitry in

redundant timing implementations, and four internal clocks for the timing-recovery circuit. The following

tables list the registers and pins associated with Layer 1 timing.

Table 204 •

Rate Limiting Frame Rate Registers Overview

Target::Register.Field

Description

Replication

DSM::TX_RATE_LIMIT_MODE.

TX_RATE_LIMIT_FRAME_RATE_ENA

Enables txRateLimitFrameRate mode.

Per port

DSM::TX_FRAME_RATE_START_CFG.

TX_FRAME_RATE_START

Frame rate start.

Per port

Table 205 •

Error Detection Status Registers Overview

Target::Register.Field

Description

Replication

DSM::BUF_OFLW_STICKY.BUF_OFLW_STICKY Cell buffer had an overflow.

Per port

DSM::BUF_UFLW_STICKY.BUF_UFLW_STICKY Cell buffer had an underrun.

Per port

DSM::TX_RATE_LIMIT_STICKY.TX_

RATE_LIMIT_STICKY

IPG was increased by one of the three rate limiting

modes.

Per port.

Table 206 •

Layer 1 Timing Configuration Registers

Description

HSIO::SYNC_ETH_CFG

Configures recovered clocks. Replicated per recovered clock.

HSIO::SYNC_ETH_PLL_CFG

Additional PLL recovered clock configuration. Replicated per

recovered clock.

HSIO::SYNC_ETH_SD10G_CFG

Additional 10G recovered clock configurations. Replicated per 10G

interface.

VSC7440 Datasheet(PDF) 294 Page - Microsemi Corporation

VSC7440 Datasheet(HTML) 294 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL