VSC7440 datasheet(337/444 Pages) MICROSEMI

337 / 444 page

VCore-III System and CPU Interfaces

VMDS-10492 VSC7440 Datasheet Revision 4.2

320

Disable automatic link training for PICe endpoint.

PCIE_CFG.LTSSM_DIS = 1. Configure and enable PCIe SERDES for 2G5 mode.

SERDES6G_MISC_CFG = 0x00000031.

SERDES6G_OB_CFG = 0x60000171.

SERDES6G_OB_CFG1 = 0x000000B0.

SERDES6G_DES_CFG = 0x000068A6.

SERDES6G_IB_CFG = 0x3D57AC37.

SERDES6G_IB_CFG1 = 0x00110FF0.

SERDES6G_COMMON_CFG = 0x00024009.

MCB_SERDES6G_ADDR_CFG = 0x80000004 and wait until bit 31 is cleared.

SERDES6G_PLL_CFG = 0x00030F20.

10. MCB_SERDES6G_ADDR_CFG = 0x80000004 and wait until bit 31 is cleared.

11. Wait at least 20 ms.

12. SERDES6G_IB_CFG = 0x3D57AC3F.

13. SERDES6G_MISC_CFG = 0x00000030.

14. MCB_SERDES6G_ADDR_CFG = 0x80000004 and wait until bit 31 is cleared.

15. Wait at least 60 ms.

16. SERDES6G_IB_CFG = 0x3D57ACBF.

17. SERDES6G_IB_CFG1 = 0x00103FF0.

18. MCB_SERDES6G_ADDR_CFG = 0x80000004 and wait until bit 31 is cleared.

To optionally disable BAR1:

PCIE_CFG.PCIE_BAR_WR_ENA = 1

BAR1 = 0x00000000

PCIE_CFG.PCIE_BAR_WR_ENA = 0

To optionally increase BAR2 from 128 to 256 megabytes:

PCIE_CFG.PCIE_BAR_WR_ENA = 1

BAR2 = 0x0FFFFFFF

PCIE_CFG.PCIE_BAR_WR_ENA = 0

To optionally change selected PCIe configuration space values:

•

Write Vendor ID/Device ID using DEVICE_ID_VENDOR_ID.

•

Write Class Code/Revision ID using CLASS_CODE_REVISION_ID.

•

Write Subsystem ID/Subsystem Vendor ID using SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID.

Enable automatic link training for PCIe endpoint

PCIE_CFG.LTSSM_DIS = 0

The last step enables the endpoint for link training, and the root complex will then be able to initialize the

PCIe endpoint. After this the PCIE parameters must not be changed anymore.

HSIO::SERDES6G_IB_CFG1

SERDES configuration

HSIO::SERDES6G_OB_CFG

SERDES configuration

HSIO::SERDES6G_OB_CFG1

SERDES configuration

HSIO::SERDES6G_DES_CFG

SERDES configuration

HSIO::SERDES6G_PLL_CFG

SERDES configuration

HSIO::SERDES6G_MISC_CFG

SERDES configuration

HSIO::MCB_SERDES6G_ADDR_CFG

SERDES configuration

PCIE::DEVICE_ID_VENDOR_ID,

PCIE::CLASS_CODE_REVISION_ID,

PCIE::SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID

Device parameter customization

PCIE::BAR1, PCIE::BAR2

Base address register customization

Table 236 •

Manual PCIe Bring-Up Registers (continued)

Description

VSC7440 Datasheet(PDF) 337 Page - Microsemi Corporation

VSC7440 Datasheet(HTML) 337 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL