VSC7511 datasheet(161/324 Pages) MICROSEMI

161 / 324 page

Functional Descriptions

VMDS-10488 VSC7511 Datasheet Revision 4.2

146

3.14.3

Node Processor Interface (NPI)

The following table lists the registers associated with the NPI.

Any front port can be configured as an NPI through which frames can be injected from and extracted to

an external CPU. Only one port can be an NPI at the same time.

QSYS::EXT_CPU_CFG.EXT_CPU_PORT holds the port number of the NPI.

A dual CPU system is possible where both the internal and the external CPU are active at the same time.

Through QSYS::EXT_CPU_CFG.EXT_CPUQ_MSK, it is configurable to which of the eight CPU

extraction queues are directed to the internal CPU and which are directed to external CPU. A frame can

be extracted to both the internal CPU and the external CPU if the frame is extracted for multiple reasons.

Frames being extracted by the external CPU can have the CPU extraction header inserted in front of the

frame (SYS::PORT_MODE.INCL_XTR_HDR). Similarly, frames being injected into the switch core by the

external CPU can have the CPU injection header inserted in front of the frame

(SYS::PORT_MODE.INCL_INJ_HDR). In addition, there three different options in terms of inserting a

prefix in front of the CPU injection or extraction header. The following illustration shows the different

frame formats supported.

POP_CNT

Number of VLAN tags that must be popped in the rewriter before

adding new tags. Used when BYPASS = 1.

0: No tags must be popped.

1: One tag must be popped.

2: Two tags must be popped.

3: Disable all rewriting of the frame. The rewriter can still update

the FCS.

CPUQ

CPU extraction queue mask (one bit per CPU extraction queue).

Each bit set implies the frame must be forwarded by the CPU to

the specific queue.

Used when BYPASS = 1 and DEST[11] = 1.

QOS_CLASS

The frame’s classified QoS class.

Used when BYPASS = 1.

TAG_TYPE

The tag information’s associated Tag Protocol Identifier (TPID).

Used when BYPASS = 1.

0: C-tag: EtherType = 0x8100.

1: S-tag: EtherType = 0x88A8 or custom value.

PCP

The frame’s classified PCP. Used when BYPASS = 1.

DEI

The frame’s classified DEI. Used when BYPASS = 1.

VID

The frame’s classified VID. Used when BYPASS = 1.

Table 117 •

Node Processor Interface Registers

Description

Replication

QSYS::EXT_CPU_CFG

Configuration of the NPI port number and

configuration of which CPU extraction queues

are redirected to the NPI.

None

SYS::PORT_MODE.INCL_XTR_HDR Enables insertion of extraction header.

Per port

SYS::PORT_MODE.INCL_INJ_HDR Configuration of NPI ingress mode.

Per port

Table 116 •

CPU Injection Header (continued)

Field

Bit

Width

Description

VSC7511 Datasheet(PDF) 161 Page - Microsemi Corporation

VSC7511 Datasheet(HTML) 161 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL