Electronic Components Datasheet Search
  English  ▼

X  

TPS746 Datasheet(PDF) 29 Page - Texas Instruments

Click here to check the latest version.
Part # TPS746
Description  TPS746-Q1 1-A LDO With Power-Good in Small Wettable Flank WSON Packages
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS746 Datasheet(HTML) 29 Page - Texas Instruments

Back Button TPS746 Datasheet HTML 25Page - Texas Instruments TPS746 Datasheet HTML 26Page - Texas Instruments TPS746 Datasheet HTML 27Page - Texas Instruments TPS746 Datasheet HTML 28Page - Texas Instruments TPS746 Datasheet HTML 29Page - Texas Instruments TPS746 Datasheet HTML 30Page - Texas Instruments TPS746 Datasheet HTML 31Page - Texas Instruments TPS746 Datasheet HTML 32Page - Texas Instruments TPS746 Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 45 page
background image
1
2
4
8
7
5
GND PLANE
R1
Cff
COUT
CIN
R2
RPG
*
Signal via to Pin1
*Pull-up resistor not required for push-pull option
6
3
1
2
3
6
5
4
GND PLANE
R1
Cff
COUT
CIN
R2
RPG
*
Signal via to Pin1
*Pull-up resistor not required for push-pull option
29
TPS746-Q1
www.ti.com
SBVS358A – JUNE 2018 – REVISED OCTOBER 2019
Product Folder Links: TPS746-Q1
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
9 Power Supply Recommendations
The TPS745-Q1 is designed to operate from an input voltage supply range from 1.5 V to 6.0 V. The input voltage
range provides adequate headroom in order for the device to have a regulated output. This input supply must be
well regulated. If the input supply is noisy, additional input capacitors with low ESR may help improve output
noise performance. Connect a low output impedance power supply directly to the IN pin of the TPS746-Q1.
10 Layout
10.1 Layout Guidelines
•
Place input and output capacitors as close to the device as possible.
•
Use copper planes for device connections in order to optimize thermal performance.
•
Place thermal vias around the device to distribute heat.
•
Place a tented thermal via directly beneath the thermal pad of the DRV or DRB package. An untented via can
wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a
compromised solder joint on the thermal pad.
10.2 Layout Examples
Figure 60. Layout Example for the DRV Package
Figure 61. Layout Example for the DRB package



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com