Electronic Components Datasheet Search
  English  ▼

X  

LTC2802 Datasheet(PDF) 23 Page - Analog Devices

Part # LTC2802
Description  Single-Bus RS485/RS232 Multiprotocol Transceiver with Switchable Termination
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC2802 Datasheet(HTML) 23 Page - Analog Devices

Back Button LTC2802 Datasheet HTML 19Page - Analog Devices LTC2802 Datasheet HTML 20Page - Analog Devices LTC2802 Datasheet HTML 21Page - Analog Devices LTC2802 Datasheet HTML 22Page - Analog Devices LTC2802 Datasheet HTML 23Page - Analog Devices LTC2802 Datasheet HTML 24Page - Analog Devices LTC2802 Datasheet HTML 25Page - Analog Devices LTC2802 Datasheet HTML 26Page - Analog Devices LTC2802 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 32 page
background image
LTC2873
23
REV B
For more information www.analog.com
Figure 23. Cable Length vs Data Rate
(RS485/RS422 Standard Shown in Vertical Dashed Line)
DATA RATE (bps)
2873 F23
10k
1k
100
10
10k
10M
100M
1M
100k
LTC2873
MAX DATA RATE
RS485/RS422
MAX DATA RATE
cycle distortion, cable properties and data rate. A typical
curve of cable length versus maximum data rate is shown
in Figure 23. Various regions of this curve reflect different
performance limiting factors in data transmission.
At frequencies below 100kbps, the maximum cable length
is determined by DC resistance in the cable. In this ex-
ample, a cable longer than 4000ft will attenuate the signal
at the far end to less than what can be reliably detected
by the receiver.
For data rates above 100kbps, the capacitive and inductive
properties of the cable begin to dominate this relation-
ship. The attenuation of the cable is frequency and length
dependent, resulting in increased rise and fall times at
the far end of the cable. At high data rates or long cable
lengths, these transition times become a significant part
of the signal bit time. Jitter and inter symbol interference
aggravate this so that the time window for capturing valid
data at the receiver becomes impossibly small.
The boundary at 20Mbps in Figure 23 represents the
guaranteed maximum operating rate of the LTC2873. The
dashed vertical line at 10Mbps represents the specified
maximum data rate in the RS485 standard. This boundary
is not a limit, but reflects the maximum data rate that the
specification was written for. It should be emphasized
that the plot in Figure 23 shows a typical relation between
maximum data rate and cable length. Results with the
LTC2873 will vary, depending on cable properties such
as conductor gauge, characteristic impedance, insulation
material, and solid versus stranded conductors.
APPLICATIONS INFORMATION
Layout Considerations
All VCC pins must be connected together and all ground
pins must be connected together on the PC board with
very low impedance traces or dedicated planes. A 2.2µF,
or larger, bypass capacitor should be placed less than
7mm away from VCC Pin 14. This VCC pin, as well as GND
Pin 11, mainly service the DC/DC converter. Additional
bypass capacitors of 0.1µF or larger, can be added from
VCC pin 18 to ground pin 16 if the traces back to the 2.2µF
capacitor are indirect or narrow. These VCC and ground
pins mainly service the RS485 driver. Table 2 summarizes
the bypass capacitor requirements. The capacitors listed
in the table should be placed closest to their respective
supply and ground pin.
Table 2. Bypass Capacitor Requirements
CAPACITOR (µF)
SUPPLY (PIN)
RETURN (PIN)
COMMENT
2.2
VCC (14)
GND (11)
Required
1.0
VDD (13)
GND (11)
Required
1.0
VEE (10)
GND (11)
Required
0.1
VL (22)
GND (20)
Required*
0.1
VCC (18)
GND (16)
Optional
0.1
VCC (21)
GND (20)
Optional
*If VL is not connected to VCC.
Place the charge pump capacitor, C1, directly adjacent to
the SW and CAP pins, with no more than one centimeter
of total trace length to maintain low inductance. Close
placement of the inductor, L1, is of secondary importance
compared to the placement of C1 but should include no
more than two centimeters of total trace length.
The PC board traces connected to high speed bus signals
A/DO and B/RI should be symmetrical and as short as
possible to minimize capacitive imbalance and to maintain
good differential signal integrity. To minimize capacitive
loadingeffects,thedifferentialsignalsshouldbeseparated
by more than the width of a trace and should not be routed
on top of each other if they are on different signal planes.
Care should be taken to route outputs away from any
sensitive inputs to reduce feedback effects that might
cause noise, jitter, or even oscillations. For example, DI,
A/DO, and B/RI should not be routed near RO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com