Electronic Components Datasheet Search
  English  ▼

X  

LTC4255 Datasheet(PDF) 13 Page - Linear Technology

Part # LTC4255
Description  Quad Network Power Controller with I2C Compatible Interface
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC4255 Datasheet(HTML) 13 Page - Linear Technology

Back Button LTC4255 Datasheet HTML 8Page - Linear Technology LTC4255 Datasheet HTML 9Page - Linear Technology LTC4255 Datasheet HTML 10Page - Linear Technology LTC4255 Datasheet HTML 11Page - Linear Technology LTC4255 Datasheet HTML 12Page - Linear Technology LTC4255 Datasheet HTML 13Page - Linear Technology LTC4255 Datasheet HTML 14Page - Linear Technology LTC4255 Datasheet HTML 15Page - Linear Technology LTC4255 Datasheet HTML 16Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
LTC4255
13
4255f
Power-Up into a Short-Circuit
When a channel powers-up with a shorted load, the
RELAY1 pin will pull low immediately and the GATE1 pin
will start to pull high (point B Figure 11) after a turn-on
delay (tOD). When the FET turns on at point C, the current
will reach a constant value and the programmable current
limit timer (tCL) will start. The current limit timer is
programmed via bits B4 to B5. When the current limit
timer expires, the GATE1 and FAULT pins will pull low, the
current limit fault status bit (D0) will be set, and the retry
timer (tR) started (point D).
Figure 11. Power-Up Sequence with Shorted Load on Channel 1 with Autoretry Disabled
APPLICATIO S I FOR ATIO
4255 F11
BO
ACK
AO
ACK
STOP BIT
SCL
SDA
SHORT-CIRCUIT STATUS
(D0)
OPEN-CIRCUIT STATUS
(D4)
POWER_OK
(C0)
FAULT
RELAY1
GATE1
OUT1
AB
C
D
E
F
G
H
I
FET
TURNS ON
tOD
tR
tCL
CL TIMER
EXPIRES CHANNEL
LATCHES OFF
FAULT CLEARED
STOP BIT
FET
CURRENT
If the autoretry enable bit (B1) is not set, the channel will
remain off until the fault is cleared by setting the fault clear
bit (B0) and the channel is turned back on by setting the
switch enable bit (A0) and the relay enable bit (A4)
(point F). If the fault clear bit (B0) is set before the retry
timer expires (point E) the channel turn-on will be delayed
until the timer expires to enforce the maximum retry duty
cycle (DCR). This duty cycle is programmable via bit B3
and sets the maximum ratio of the FET on-time to off-time
under a short-circuit condition.
DC
t
tt
R
CL
CL
R
=
+



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com