| Electronic Components Datasheet Search |
|
VSC8221 Datasheet(PDF) 54 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8221 Datasheet(HTML) 54 Page - Microsemi Corporation |
|
54 / 138 page ![]() VSC8221 Data Sheet VMDS-10106 Revision 4.1 December 2006 54 of 56 56 18.2 CMODE Bit Descriptions The following table outlines the mapping of each CMODE bit to a PHY operating condition parameter. Each of the PHY operating condition parameters is described in detail in Table 27: “PHY Operating Condition Parameter Description”. Each of the PHY Operating Condition Parameters mentioned in Table 26 above is described in detail in Table 27. Table 26. CMODE Bit to PHY Operating Condition Parameter Mapping CMODE Pin Name ‘CMODE Bit’ to ‘PHY Operating Condition Parameter’ Mapping Bit 3 Bit 2 Bit 1 Bit 0 CMODE0 PHY Address[3] PHY Address[2] PHY Address[1] PHY Address[0] CMODE1 SFP Mode Disable PHY Address[4] SiGDET pin direction SerDes Line imped- ance CMODE2 PHY Operating Mode[3] PHY Operating Mode[2] PHY Operating Mode[1] PHY Operating Mode[0] CMODE3 LED Control[1] SQE Enable Reserved Auto-negotiation Advertisement Con- trol[1] Table 27. PHY Operating Condition Parameter Description PHY Operating Condition Parame- ter Name CMODE Pin Name and Bit Position Value Description PHY Address[4:0] CMODE1[2], CMODE0[3:0] 31-0 Sets the PHY Address used to access PHY Registers when the PHY’s SMi is in iEEE mode. The value latched is reflected in Extended Mii Register 23.15:11. PHY Operating Mode[3:0] CMODE2[3:0] These CMODE bits set the default PHY Operating Mode by setting the default values of Mii Register 23.15:12,2:1. 0000 802.3z SerDes to CAT5 Media, Clause 37 auto-negotiation auto-sense enabled. 0100 802.3z SerDes to CAT5 Media, Clause 37 disabled. 0101 SGMii to CAT5 Media, SCLK enabled. 1010 802.3z SerDes to CAT5 Media, Media Connector Mode. 1110 802.3z SerDes to CAT5 Media, Clause 37 enabled. 1111 SGMii to CAT5 Media, SCLK disabled. LED Control[1] CMODE3[3] This sets the default behavior of LED pins LED[2:0] by setting the startup values of MII Register Bit Register 27 (1Bh) – LED Control Register. 0 LED[2:0] = {Link10/Activity, Link100/Activity, Link1000/Activity} (Mii Reg 27 = 0000h) 1 LED[2:0] = {Link/Activity, Link/Activity, Fault} (Mii Reg 27 = AA80h) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |