Electronic Components Datasheet Search
  English  ▼

X  

ADGS1408 Datasheet(PDF) 32 Page - Analog Devices

Part # ADGS1408
Description  SPI Interface, 4 廓 RON, 짹15 V/12 V/짹5 V, 1.8 V Logic Control, 8:1/Dual 4:1 Muxes
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADGS1408 Datasheet(HTML) 32 Page - Analog Devices

Back Button ADGS1408 Datasheet HTML 26Page - Analog Devices ADGS1408 Datasheet HTML 27Page - Analog Devices ADGS1408 Datasheet HTML 28Page - Analog Devices ADGS1408 Datasheet HTML 29Page - Analog Devices ADGS1408 Datasheet HTML 30Page - Analog Devices ADGS1408 Datasheet HTML 31Page - Analog Devices ADGS1408 Datasheet HTML 32Page - Analog Devices ADGS1408 Datasheet HTML 33Page - Analog Devices ADGS1408 Datasheet HTML 34Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 32 / 34 page
background image
ADGS1408/ADGS1409
Data Sheet
Rev. 0 | Page 32 of 34
BURST ENABLE REGISTER
Address: 0x05, Reset: 0x00, Name: BURST_EN
The burst enable register allows the user to enable or disable burst mode. When enabled, the user can send multiple consecutive SPI
commands without deasserting CS.
Table 20. Bit Descriptions for BURST_EN
Bit(s)
Bit Name
Settings
Description
Default
Access
[7:1]
Reserved
These bits are reserved. Set these bits to 0.
0x0
R
0
BURST_MODE_EN
Burst mode enable bit.
0x0
R/W
0
Disabled.
1
Enabled.
ROUND ROBIN ENABLE REGISTER
Address: 0x06, Reset: 0x00, Name: ROUND_ROBIN_EN
The round robin register allows the user to enable or disable round robin mode. When enabled, the user can cycle through the channels
enabled in the round robin configuration register by presenting the relevant edge on the CNV pin.
Table 21. Bit Descriptions for ROUND_ROBIN_EN
Bit(s)
Bit Name
Settings
Description
Default
Access
[7:1]
Reserved
These bits are reserved. Set these bits to 0.
0x0
R
0
ROUND_ROBIN_EN
Round robin mode enable bit.
0x0
R/W
0
Disabled.
1
Enabled.
ROUND ROBIN CHANNEL CONFIGURATION REGISTER
Address: 0x07, Reset: 0xFF (ADGS1408), 0x0F (ADGS1409), Name: RROBIN_CHANNEL_CONFIG
The round robin channel configuration register controls which channels are included in a cycle during round robin mode. During round
robin mode, the channels are cycled through in ascending order.
Table 22. Bit Descriptions for RROBIN_CHANNEL_CONFIG, ADGS1408
Bit(s)
Bit Name
Settings
Description
Default
Access
7
S8_EN
Enable bit for S8.
0x1
R/W
0
S8 disabled during round robin mode.
1
S8 enabled during round robin mode.
6
S7_EN
Enable bit for S7.
0x1
R/W
0
S7 disabled during round robin mode.
1
S7 enabled during round robin mode.
5
S6_EN
Enable bit for S6.
0x1
R/W
0
S6 disabled during round robin mode.
1
S6 enabled during round robin mode.
4
S5_EN
Enable bit for S5.
0x1
R/W
0
S5 disabled during round robin mode.
1
S5 enabled during round robin mode.
3
S4_EN
Enable bit for S4.
0x1
R/W
0
S4 disabled during round robin mode.
1
S4 enabled during round robin mode.
2
S3_EN
Enable bit for S3.
0x1
R/W
0
S3 disabled during round robin mode.
1
S3 enabled during round robin mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com