CDCE706 datasheet(14/32 Pages) TI

14 / 32 page

www.ti.com

Functional Description of the Logic

CDCE706

SCAS815A – OCTOBER 2005 – REVISED OCTOBER 2005

All Bytes are read-/write-able, unless otherwise expressly mentioned.

Byte 0 (read only): Vendor Identification Bits [3:0]; Revision Code Bit [7:4]

Revision Code

Vendor Identification

Byte 1 to 9: Reference Divider M of PLL1, PLL2, PLL3(1)

Div by

Default(2)(3)

Not allowed

•

509

510

511

(1)

By selecting the PLL divider factors, M

≤ N and 80 MHz ≤ fvco ≤ 300 MHz.

(2)

Unless customer specific setting.

(3)

Default setting of divider M for PLL1 = 225, for PLL2 = 9 and for PLL3 = 375.

Byte 1 to 9: Feedback Divider N of PLL1, PLL2, PLL3(1)

N11

N10

Div by

Default(2)(3)

Not

allowed

•

4093

4094

4095

(1)

By selecting the PLL divider factors, M

≤ N and 80 MHz ≤ fvco ≤ 300 MHz.

(2)

Unless customer specific setting.

(3)

Default setting of divider N for PLL1 = 1024, for PLL2 = 40 and for PLL3 = 1568.

Byte 3 Bit [7:5]: PLL (VCO) Bypass Multiplexer

PLLxMUX

PLL (VCO) MUX Output

Default(1)

PLLx

Yes

VCO bypass

(1)

Unless customer specific setting.

Byte 6 Bit [7:5]: VCO Frequency Selection Mode for each PLL(1)

PLLxFVCO

VCO Frequency Range

Default(2)

80-200 MHz

Yes

180-300 MHz

(1)

This bit selects the normal-speed mode or the high-speed mode for the dedicated VCO in PLL1, PLL2 or PLL3. At power-up the

normal-speed mode is selected, fvco is 80-200 MHz. In case of higher fvco, this bit has to be set to [1].

(2)

Unless customer specific setting.

CDCE706 Datasheet(PDF) 14 Page - Texas Instruments

CDCE706 Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL