Electronic Components Datasheet Search
  English  ▼

X  

ACE25AB400GFMLTH Datasheet(PDF) 4 Page - ACE Technology Co., LTD.

Part # ACE25AB400GFMLTH
Description  Serial NOR Flash Memory 4M bits 3.0V Dual I/O Serial Flash Memory with 4KB Uniform Sector
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACE [ACE Technology Co., LTD.]
Direct Link  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE25AB400GFMLTH Datasheet(HTML) 4 Page - ACE Technology Co., LTD.

  ACE25AB400GFMLTH Datasheet HTML 1Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 2Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 3Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 4Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 5Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 6Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 7Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 8Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 9Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 37 page
background image
ACE25AB400G
Serial NOR Flash Memory 4M bits 3.0V Dual I/O Serial Flash Memory with 4KB Uniform Sector
VER 1.1
4
Device Operation
Standard SPI
The ACE25AB400G features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip
Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are
supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of
SCLK.
Dual SPI
The ACE25AB400G supports Dual SPI operation when using the “Dual Output Fast Read” and “Dual I/O
Fast Read” (3BH and BBH) commands. These commands allow data to be transferred to or from the
device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins
become bidirectional I/O pins: IO0 and IO1.
Data Protection
The ACE25AB400G provides the following data protection methods:
Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL
bit will return to reset by the following situation:
Power-Up
Write Disable (WRDI)
Write Status Register (WRSR)
Page Program (PP)
Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
Software Protection Mode:
SRWD=0, the Block Protect (BP1, BP0) bits define the section of the memory array that can be read
but not change
SRWD=1, the Write Status Register (WRSR) instruction is no longer accepted for execution and the
SRWD bit and Block Protect bits (BP1, BP0) are read only.
Table 1.ACE25AB400G Protected Area Sizes
Status bit
Protect level
Protect Block
BP1
BP2
BP0
0
0
0
0(none)
None
0
0
1
1 (1 block)
Block 7
0
1
0
2 (2 blocks)
Block 6-7
0
1
1
3 (4 blocks)
Block 4-7
1
0
0
4 (8 blocks)
All
1
0
1
5 (All)
All
1
1
0
6 (All)
All
1
1
1
7 (All)
All



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com