Electronic Components Datasheet Search
  English  ▼

X  

ACE25AB400GFMLTH Datasheet(PDF) 12 Page - ACE Technology Co., LTD.

Part # ACE25AB400GFMLTH
Description  Serial NOR Flash Memory 4M bits 3.0V Dual I/O Serial Flash Memory with 4KB Uniform Sector
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACE [ACE Technology Co., LTD.]
Direct Link  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE25AB400GFMLTH Datasheet(HTML) 12 Page - ACE Technology Co., LTD.

Back Button ACE25AB400GFMLTH Datasheet HTML 8Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 9Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 10Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 11Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 12Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 13Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 14Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 15Page - ACE Technology Co., LTD. ACE25AB400GFMLTH Datasheet HTML 16Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 37 page
background image
ACE25AB400G
Serial NOR Flash Memory 4M bits 3.0V Dual I/O Serial Flash Memory with 4KB Uniform Sector
VER 1.1
12
Read Data Bytes At Higher Speed (Fast Read) (0BH)
The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed
by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK.
Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max
frequency fC, during the falling edge of SCLK. The first byte address can be at any location. The address
is automatically incremented to the next higher address after each byte of data is shifted out.
Dual Output Fast Read (3BH)
The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each
bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per
clock cycle from SI and SO. The command sequence is shown in Figure 8. The first byte addressed can
be at any location. The address is automatically incremented to the next address after each byte of data is
shifted out.
Figure7. Read Data Bytes at Higher Speed Sequence Diagram
Figure8.Dual Output Fast Read Sequence Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com