SH7041A datasheet(111/923 Pages) RENESAS

Part #	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

111 / 923 page

RES = 0

Power-on reset state

Manual reset state

Sleep mode

Standby mode

Program execution state

Bus release state

Exception processing state

RES = 1

MRES = 1

RES = 1

When an interrupt source

or DMA address error occurs

NMI interrupt

source occurs

Exception

processing

ends

Bus request

generated

Exception

processing

source occurs

Bus request

cleared

Bus request

generated

Bus request

cleared

SBY bit

cleared

for SLEEP

instruction

SBY bit set

for SLEEP

instruction

From any state

when

RES = 0

From any state when

RES = 1 and MRES = 0

Reset states

Power-down state

Bus request

generated

Bus request

cleared

Figure 2.6 Transitions between Processing States

Reset State: The CPU resets in the reset state. When the

RES pin level goes low, a power-on reset

results. When the

RES pin is high and MRES is low, a manual reset will occur.

Exception Processing State: The exception processing state is a transient state that occurs when

exception processing sources such as resets or interrupts alter the CPU’s processing state flow.

SH7041A Datasheet(PDF) 111 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 111 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL