Electronic Components Datasheet Search
  English  ▼

X  

SH7041A Datasheet(PDF) 16 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 16 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 12Page - Renesas Technology Corp SH7041A Datasheet HTML 13Page - Renesas Technology Corp SH7041A Datasheet HTML 14Page - Renesas Technology Corp SH7041A Datasheet HTML 15Page - Renesas Technology Corp SH7041A Datasheet HTML 16Page - Renesas Technology Corp SH7041A Datasheet HTML 17Page - Renesas Technology Corp SH7041A Datasheet HTML 18Page - Renesas Technology Corp SH7041A Datasheet HTML 19Page - Renesas Technology Corp SH7041A Datasheet HTML 20Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 923 page
background image
Section
Page
Description
25.4 A/D Converter
Characteristics
Table 25.16 A/D
Converter Timing (A
mask)
779
Table amended
Non-linearity error
Offset error*
*
Full scale error*
Quantize error*
26.2 DC
Characteristics
Table 26.2 DC
Characteristics
782
Table amended
Schmitt
trigger input
voltage
PA2, PA5, PA6–
PA9,
PE0–PE15
V
T
+ – V
T
V
CC×
0.07
——
V
VT
+
≥ V
CC× 0.9V (min)
VT
≤ V
CC× 0.2V (max)
783
Table amended
Analog
supply
AI
CC
48
mA
f = 16.7MHz
current
AI
ref
0.5
1*
3
mA
QFP144 version only
*3 2 mA in the A mask version of MASK products.
26.3.2 Control
Signal Timing
Table 26.5 Control
Signal Timing
786
Note amended
Notes: *1 SH7042/43 ZTAT (excluding A mask) are 3.2V.
*2 The
RES, MRES, NMI, BREQ, and IRQ7–IRQ0 signals
are asynchronous inputs, but when the setup times
shown here are provided, the signals are considered to
have produced changes at clock rise (for
RES, MRES,
BREQ) or clock fall (for NMI and IRQ7–IRQ0). If the
setup times are not provided, recognition is delayed until
the next clock rise or fall.
26.3.3 Bus Timing
Figure 26.12 DRAM
Cycle (Normal Mode,
1 Wait, TPC = 0,
RCD = 0)
795
Figure amended
Tcw1
Tc2
t
CASD1
t
CAC
t
RAC
t
AA
t
RDS
Column address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com