Electronic Components Datasheet Search
  English  ▼

X  

SH7041A Datasheet(PDF) 19 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 19 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 15Page - Renesas Technology Corp SH7041A Datasheet HTML 16Page - Renesas Technology Corp SH7041A Datasheet HTML 17Page - Renesas Technology Corp SH7041A Datasheet HTML 18Page - Renesas Technology Corp SH7041A Datasheet HTML 19Page - Renesas Technology Corp SH7041A Datasheet HTML 20Page - Renesas Technology Corp SH7041A Datasheet HTML 21Page - Renesas Technology Corp SH7041A Datasheet HTML 22Page - Renesas Technology Corp SH7041A Datasheet HTML 23Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 923 page
background image
Section
Page
Description
Appendix C Pin
States
Table C.1 Pin
Modes During Reset,
Power-Down, and
Bus Right Release
Modes (144 Pin)
(cont)
866
Table amended
Pin modes
Pin Function
Reset
Power-Down Bus Right
Standby in Bus
Class
Pin Name
Power-OnManual
Standby Sleep Release
Right Release
MTU
TIOC0A–TIOC0D,
TIOC1A–TIOC1D,
TIOC2A–TIOC2D,
TIOC3A, TIOC3C
Z*
4
I/O
K*
1
I/O
I/O
K*
1
TIOC3B,TIOC3D,
TIOC4A–TIOC4D
Z*
4
I/O
Z
I/O
I/O
Z
TCLKA–TCLKD
Z*
4
IZ
I
I
Z
Port
control
POE0–POE3
Z*
4
IZ
I
I
Z
SCI
SCK0–SCK1
Z*
4
I/O
Z
I/O
I/O
Z
TXD0–TCD1
Z*
4
OO*
1
OO
O*
1
RXD0–RXD1
Z*
4
IZ
I
I
Z
A/D
ADTRG
Z*
4
IZ
I
I
Z
converter AN0–AN7
Z
I
Z
I
I
Z
I/O Port
PA0–PA23
Z*
4
I/O
K*
1
K
I/O
K*
1
PB0–PB9
PC0–PC15
PD0–PD31
PE0–PE8,PE10
PE9,PE11–PE15
Z*
4
I/O
Z
K
I/O
Z
PF0–PF17
Z
I
Z
I
I
Z
Notes: 1. There are instances where bus right release and transition to software standby mode
occur simultaneously due to the timing between
BREQ and internal operations. In such
cases, standby mode results, but the standby state may be different.
The initial pin states depend on the mode. See section 18, Pin Function Controller
(PFC), for details.
2. I: Input, O: Output, H: High-level output, L: Low-level output, Z: High impedance,
K: Input pin with high impedance, output pin mode maintained.
*1 If the standby control register port high-impedance bits are set to 1, output pins become
high impedance.
*2 A21–A18 will become input ports after power-on reset.
*3 Input in the SH7044/SH7045 F-ZTAT version.
*4 General use I/O ports PAn, PBn, PCn, PDn, and PEn, as well as pins multiplexed with
them, are unstable during the
RES setup time (tRESS) immediately after the RES pin
goes to low level.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com