SH7041A datasheet(12/923 Pages) RENESAS

Part #	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

12 / 923 page

Section

Page

Description

22.7.2 Program-

Verify Mode

Figure 22.13

Program/Program

Verify Flow

706

Figure amended

Set SWE bit in FLMCR1

= 1

m = 0

Write 32-byte data in reprogram data area

in RAM to flash memory consecutively

Start of programming

Store 32-byte program data in

reprogram data area

Read verify data

Clear SWE bit in FLMCR1

m = 1

End of programming

Program data = verify data?

End of 32-byte

data verification?

flag = 0?

Verify

Increment address

Programming failure

Clear SWE bit in FLMCR1

≥ 1000

← n + 1

Start

End of programming

Enable WDT

Disable WDT

Reprogram data computation

Transfer reprogram data to reprogram

data area

Wait 10

µs

Clear PV1(2) bit in FLMCR1(2)

Wait 4

µs

Dummy write of H'FF to verify address

Wait 2

µs

Set PV1(2) bit in FLMCR1(2)

Wait 4

µs

Clear PSU1(2) bit in FLMCR1(2)

Wait 10

µs

Clear P1(2) bit in FLMCR1(2)

Wait 10

µs

Set P1(2) bit in FLMCR1(2)

Wait 200

µs

Set PSU1(2) bit in FLMCR1(2)

Wait 50

µs

Note *5 added.

*5 Make sure to set the wait times and repetitions as specified.

Programming may not complete correctly if values other than

the specified ones are used.

SH7041A Datasheet(PDF) 12 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 12 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL