SH7041A datasheet(116/923 Pages) RENESAS

Part #	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

116 / 923 page

Table 3.2 indicates the setting method for the clock mode.

Table 3.2

Clock Mode Setting

MD3

MD2

Clock Mode

PLL ON

× 1

PLL ON

× 2

PLL ON

× 4

Reserved (PROM mode only)

3.2

Explanation of Operating Modes

Table 3.3 describes the operating modes.

Table 3.3

Operating Modes

Mode

Description

(MCU) Mode 0

CS0 area becomes an external memory space with 8-bit bus width for

the 112-pin version, and 16-bit for the 144-pin version.

(MCU) Mode 1

CS0 area becomes an external memory space with 16-bit bus width for

the 112-pin version, and 32-bit for the 144-pin version

(MCU) Mode 2

The on-chip ROM becomes effective. The bus width for the on-chip ROM

space is 32 bit.

Mode 3 (single chip

mode)

Any port can be used, but external addresses can not be employed.

Mode 4 (PROM mode)

On-chip ROM can be programmed using a general PROM writer.

Clock mode

The input waveform frequency can be used as is, doubled or quadrupled

as an internal clock in modes 0 to 3.

SH7041A Datasheet(PDF) 116 Page - Renesas Technology Corp