SH7041A datasheet(189/923 Pages) RENESAS

Part #	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

189 / 923 page

151

Table 8.5

Block Transfer Mode Register Functions

Function

Values Written Back upon a

Transfer Information Write

DTMR

Operation mode

control

DTMR

DTCRA

Transfer count

DTCRA – 1

DTCRB

Block length

(Not written back)

DTSAR

Transfer source

address

(DTS = 0) Increment/ decrement/ fixed

(DTS = 1) DTSAR initial value

DTDAR

Transfer destination

address

(DTS = 0) DTDAR initial value

(DTS = 1) Increment/ decrement/ fixed

8.3.8

Operation Timing

Figure 8.6 shows a DTC operation timing example.

Activating

source

DTC

request

Address

Vector

read

Data

transfer

Transfer

information

read

Transfer

information

write

Figure 8.6 DTC Operation Timing Example (Normal Mode)

When register information is located in on-chip RAM, each mode requires 4 cycles for transfer

information reads, and 3 cycles for writes.

8.3.9

DTC Execution State Counts

Table 8.6 shows the execution state for one DTC data transfer. Furthermore, table 8.7 shows the

state counts needed for execution state.

SH7041A Datasheet(PDF) 189 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 189 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL