| Electronic Components Datasheet Search |
|
MSM7654 Datasheet(PDF) 12 Page - OKI electronic componets |
|
|
|||||||||||||||||||||||||||||
MSM7654 Datasheet(HTML) 12 Page - OKI electronic componets |
|
12 / 53 page ![]() ¡ Semiconductor MSM7654 12/52 BLOCK FUNCTIONAL DESCRIPTION • Prologue Block This block separates input data at the ITU-R BT.656 format into a luminance signal (Y) and a chrominance signal (Cb & Cr), and also generates information concerning sync signals HSYNC_L, VSYNC_L, and BLANK_L. This block separates input data at the 27 MHz YCbCr (8-bit input) format into a luminance signal (Y) and a chrominance signal (Cb & Cr). This block separates input data at the 13.5 MHz YCbCr (16-bit input) format into a chrominance signal Cb and a chrominance signal Cr. Of the processed input data, luminance and chrominance signals other than valid pixel data are replaced by 8'h10 and 8'h80 respectively. RGB signals are converted into luminance (Y) and chrominance (Cb & Cr) signals. • Y Limiter Block This block limits the luminance input signal by clipping the lower limit of an input signal outside the ITU-R BT.601 Standard • Signals are limited to YD = 16 when YD < 16. • Signals are limited to YD = 254 when YD (input during a valid pixel period) = 255. In other cases, signals are fed as is to next processing. • C Limiter Block This block limits the chrominance signal by clipping the upper and lower limits of the input signal outside the ITU-R BT.601 Standard. CD = 1 when CD = 0 is input during a valid pixel period. CD = 254 when CD = 255 is input during a valid pixel period. • Y Level Converter Block Converts ITU-R BT.601 standard luminance signal level to DAC digital input level. • U Level Converter Block Converts ITU-R BT.601 standard chrominance signal level to DAC digital input level. • V Level Converter Block Converts ITU-R BT.601 standard chrominance signal level to DAC digital input level. • RGB YUV Level Converter Block Converts RGB signals to YUV signals at a DAC digital input level. • YUV Color Generator Block This block generates luminance and chrominance signals from overlay color signals OLR, OLG and OLB. The control signal (register CR0[3:1]) controls the output content and output level. The output content of overlay or color bar is selected with register CR0[3] and the output level of 100%, 75%, 50%, or 25% is selected with register CR0[2:1]. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |