56F8335 datasheet(39/160 Pages) FREESCALE

39 / 160 page

Interrupt Vector Table

56F8335 Technical Data, Rev. 1

Freescale Semiconductor

Preliminary

TMRA

0-2

P:$80

Timer A, Channel 0

TMRA

0-2

P:$82

Timer A, Channel 1

TMRA

0-2

P:$84

Timer A,Channel 2

TMRA

0-2

P:$86

Timer A, Channel 3

SCI0

0-2

P:$88

SCI 0 Transmitter Empty

SCI0

0-2

P:$8A

SCI 0 Transmitter Idle

Reserved

SCI0

0-2

P:$8E

SCI 0 Receiver Error

SCI0

0-2

P:$90

SCI 0 Receiver Full

ADCB

0-2

P:$92

ADC B Conversion Compete / End of Scan

ADCA

0-2

P:$94

ADC A Conversion Complete / End of Scan

ADCB

0-2

P:$96

ADC B Zero Crossing or Limit Error

ADCA

0-2

P:$98

ADC A Zero Crossing or Limit Error

PWMB

0-2

P:$9A

Reload PWM B

PWMA

0-2

P:$9C

Reload PWM A

PWMB

0-2

P:$9E

PWM B Fault

PWMA

0-2

P:$A0

PWM A Fault

core

- 1

P:$A2

SW Interrupt LP

1. Two words are allocated for each entry in the vector table. This does not allow the full address range to be referenced

from the vector table, providing only 19 bits of address.

2. If the VBA is set to $0200 (or VBA = 0000 for Mode 1, EMI_MODE = 0), the first two locations of the vector table are

the chip reset addresses; therefore, these locations are not interrupt vectors.

Table 4-5 Interrupt Vector Table Contents1 (Continued)

Peripheral

Vector

Number

Priority

Level

Vector Base

Address +

Interrupt Function

56F8335 Datasheet(PDF) 39 Page - Freescale Semiconductor, Inc

56F8335 Datasheet(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL