Electronic Components Datasheet Search
  English  ▼

X  

ML7041 Datasheet(PDF) 11 Page - OKI electronic componets

Part # ML7041
Description  single-channel full duplex CODEC LSI device which performs mutual transcoding between the analog voice band signals ranging from 300 to 3400 Hz and th
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

ML7041 Datasheet(HTML) 11 Page - OKI electronic componets

Back Button ML7041 Datasheet HTML 7Page - OKI electronic componets ML7041 Datasheet HTML 8Page - OKI electronic componets ML7041 Datasheet HTML 9Page - OKI electronic componets ML7041 Datasheet HTML 10Page - OKI electronic componets ML7041 Datasheet HTML 11Page - OKI electronic componets ML7041 Datasheet HTML 12Page - OKI electronic componets ML7041 Datasheet HTML 13Page - OKI electronic componets ML7041 Datasheet HTML 14Page - OKI electronic componets ML7041 Datasheet HTML 15Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
FEDL7041-04
OKI Semiconductor
ML7041
11/28
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Condition
Rating
Unit
Power Supply Voltage
VDD
—
–0.3 to +4.6
V
Analog Input Voltage
VAIN
—
–0.3 to VDD+0.3
V
Digital Input Voltage
VDIN
—
–0.3 to VDD+0.3
V
Storage Temperature
TSTG
—
–55 to +150
°C
Operating Junction Temperature *
Tjmax
—
+150
°C
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Condition
Min.
Typ.
Max.
Unit
Power Supply Voltage
VDD
—
2.4
—
3.3
V
Operating Temperature
Ta
—
–40
+25
+85
°C
Operating Junction Temperature
(Average) *
Tjmaxa
—
—
—
105
°C
Input High Voltage
VIH
all digital input pins
0.7
× VDD
—
VDD
V
Input Low Voltage
VIL
all digital input pins
0
—
0.20
× VDD
V
Digital Input Rise Time
tir
all digital input pins
—
—
50
ns
Digital Input Fall Time
tif
all digital input pins
—
—
50
ns
Digital Output Load
CDL
all digital output pins
—
—
100
pF
Bypass Capacitor for SG
CSG
Between SG and AG
0.1
—
—
µF
Master Clock Frequency
FMCK
MCK
–0.01%
2.048
+0.01%
MHz
FBCK1
BCLK (A/
µ-law)
64
—
2048
kHz
Bit Clock Frequency
FBCK2
BCLK (linear)
128
—
2048
kHz
Synchronous Signal Frequency
FSYNC
SYNC
—
8.0
—
kHz
Clock Duty Ratio
DCLK
MCK, BCLK
40
50
60
%
TSB
SYNC
→ BCLK
-100
—
100
ns
Sync Pulse Setting Time
TBS
BCLK
→ SYNC
100
—
—
ns
Synchronous Signal Width
tWS
SYNC
1BCLK
—
100
µs
* The device should be used in such a way that Tjmax (average) is less than 105
°C.
Tjmax is given by the equation:
Tjmax = P
×
θ ja + Ta
where
P = Power dissipation (W)
A 48-pin TQFP package is used.
θ ja = 195°C (not mounted on a PCB, in still-air-ambient)
θ ja = 156°C (mounted on a typical PCB, in still-air-ambient)
For more details, refer to PACKAGE INFORMATION DATA BOOK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com