Electronic Components Datasheet Search
  English  ▼

X  

AD7380 Datasheet(PDF) 22 Page - Analog Devices

Part # AD7380
Description  Differential Input, Quad, External Reference Simultaneous Sampling, 16-Bit, SAR ADC
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7380 Datasheet(HTML) 22 Page - Analog Devices

Back Button AD7380 Datasheet HTML 18Page - Analog Devices AD7380 Datasheet HTML 19Page - Analog Devices AD7380 Datasheet HTML 20Page - Analog Devices AD7380 Datasheet HTML 21Page - Analog Devices AD7380 Datasheet HTML 22Page - Analog Devices AD7380 Datasheet HTML 23Page - Analog Devices AD7380 Datasheet HTML 24Page - Analog Devices AD7380 Datasheet HTML 25Page - Analog Devices AD7380 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 31 page
background image
AD7380-4
Data Sheet
Rev. 0 | Page 22 of 31
Serial 4-Wire Mode
Configure 4-wire mode by setting the SDO bits to 0b10 in the
CONFIGURATION2 register. In 4-wire mode, the conversion
results for ADC A is output on SDOA, ADC B on SDOB, ADC
C on SDOC, and ADC D on SDOD.
Serial 2-Wire Mode
Configure 2-wire mode by setting the SDO bits to 0b00 in the
CONFIGURATION2 register. In 2-wire mode, the conversion
results for ADC A and ADC C are output on SDOA. The
conversion result for ADC B and ADC D are output on SDOB.
Serial 1-Wire Mode
In applications where slower throughput rates are allowed or
normal averaging oversampling is used the serial interface can
be configured to operate in 1-wire mode. In 1-wire mode, the
conversion results from ADC A, ADC B, ADC C, and ADC D
are output on SDOA. Additional SCLK cycles are required to
propagate all data. ADC A data is output first followed by the
ADC B, ADC C, and ADC D conversion results.
LOW LATENCY READBACK
The interface on the AD7380-4 has a one-cycle latency as shown
in Figure 38. For applications that operate at lower throughput
rates the latency of reading the conversion result can be reduced.
After the conversion time (tCONVERT) elapses, a second CS pulse
after the initial CS pulse that initiated the conversion can be
used to read back the conversion result. This operation is shown
in Figure 40
DON’T CARE
CS
SDOA
SDOB
SDOC
SDOD
SDI
DON’T CARE
DON’T CARE
DON’T CARE
NOP
ADC A S0
S2
ADC B S0
ADC C S0
ADC D S0
NOP
ADC A S1
ADC B S1
ADC C S1
ADC D S1
NOP
S1
S0
tCYC
Figure 37. Read Conversion Results, 4-Wire Mode
CS
SDI
SDOA
S0
S1
S2
S3
INVALID
S0A
S0C
INVALID
NOP
NOP
NOP
SDOB
S0B
S0D
S1A
S1C
S1B
S1D
Figure 38. Read Conversion Results, 2-Wire Mode
CS
S0
S1
S2
S3
SDI
SDOA
NOP
NOP
NOP
S1C
S1D
S1A
S1B
S0C
S0D
S0A
S0B
INVALID
Figure 39. Reading Conversion Results, 1-Wire Mode
CS
SDOA, SDOB,
SCLK
TARGET SAMPLE PERIOD
INTERNAL
CNVn
DON’T CARE
CNVn + 1
DON’T CARE
RESULTn + 1
ACQ
ACQ
RESULTn
SDOC, SDOD
Figure 40. Low Throughput Low Latency



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com